gem5  v21.2.0.0
hmc_controller.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2011-2013 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2015 The University of Bologna
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
41 
47 #ifndef __MEM_HMC_CONTROLLER_HH__
48 #define __MEM_HMC_CONTROLLER_HH__
49 
50 #include "mem/noncoherent_xbar.hh"
51 #include "mem/port.hh"
52 #include "params/HMCController.hh"
53 
54 namespace gem5
55 {
56 
77 {
78 public:
79 
80  HMCController(const HMCControllerParams &p);
81 
82 private:
83 
84  // Receive range change only on one of the ports (because they all have
85  // the same range)
86  virtual void recvRangeChange(PortID mem_side_port_id);
87 
88  // Receive a request and distribute it among response ports
89  // Simply forwards the packet to the next serial link based on a
90  // Round-robin counter
91  virtual bool recvTimingReq(PacketPtr pkt, PortID cpu_side_port_id);
92 
94 
95  // The round-robin counter
101  int rotate_counter();
102 };
103 
104 } // namespace gem5
105 
106 #endif //__MEM_HMC_CONTROLLER_HH__
gem5::PortID
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
Definition: types.hh:252
gem5::HMCController::rr_counter
int rr_counter
Definition: hmc_controller.hh:96
gem5::NoncoherentXBar
A non-coherent crossbar connects a number of non-snooping memory-side ports and cpu_sides,...
Definition: noncoherent_xbar.hh:68
noncoherent_xbar.hh
gem5::HMCController::rotate_counter
int rotate_counter()
Function for rotating the round robin counter.
Definition: hmc_controller.cc:31
gem5::HMCController::HMCController
HMCController(const HMCControllerParams &p)
Definition: hmc_controller.cc:10
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
gem5::HMCController
HMC Controller, in general, is responsible for translating the host protocol (AXI for example) to ser...
Definition: hmc_controller.hh:76
port.hh
gem5::HMCController::recvTimingReq
virtual bool recvTimingReq(PacketPtr pkt, PortID cpu_side_port_id)
Definition: hmc_controller.cc:40
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: tlb.cc:60
gem5::HMCController::recvRangeChange
virtual void recvRangeChange(PortID mem_side_port_id)
Function called by the port when the crossbar is recieving a range change.
Definition: hmc_controller.cc:20
gem5::HMCController::numMemSidePorts
int numMemSidePorts
Definition: hmc_controller.hh:93

Generated on Tue Dec 21 2021 11:34:32 for gem5 by doxygen 1.8.17