gem5 v24.0.0.0
Loading...
Searching...
No Matches
interrupts.hh File Reference
#include "arch/generic/interrupts.hh"
#include "arch/sparc/faults.hh"
#include "arch/sparc/regs/misc.hh"
#include "cpu/thread_context.hh"
#include "debug/Interrupt.hh"
#include "params/SparcInterrupts.hh"
#include "sim/sim_object.hh"

Go to the source code of this file.

Classes

class  gem5::SparcISA::Interrupts
 

Namespaces

namespace  gem5
 Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
 
namespace  gem5::SparcISA
 

Enumerations

enum  gem5::SparcISA::InterruptTypes {
  gem5::SparcISA::IT_TRAP_LEVEL_ZERO , gem5::SparcISA::IT_HINTP , gem5::SparcISA::IT_INT_VEC , gem5::SparcISA::IT_CPU_MONDO ,
  gem5::SparcISA::IT_DEV_MONDO , gem5::SparcISA::IT_RES_ERROR , gem5::SparcISA::IT_SOFT_INT , gem5::SparcISA::NumInterruptTypes
}
 

Generated on Tue Jun 18 2024 16:24:08 for gem5 by doxygen 1.11.0