gem5 v24.0.0.0
Loading...
Searching...
No Matches
tarmac_record.hh File Reference
#include <memory>
#include "arch/arm/regs/misc.hh"
#include "arch/arm/tracers/tarmac_base.hh"
#include "base/printable.hh"
#include "cpu/reg_class.hh"
#include "cpu/static_inst.hh"

Go to the source code of this file.

Classes

class  gem5::trace::TarmacTracerRecord
 TarmacTracer Record: Record generated by the TarmacTracer for every executed instruction. More...
 
struct  gem5::trace::TarmacTracerRecord::TraceInstEntry
 Instruction Entry. More...
 
struct  gem5::trace::TarmacTracerRecord::TraceRegEntry
 Register Entry. More...
 
struct  gem5::trace::TarmacTracerRecord::TraceMemEntry
 Memory Entry. More...
 

Namespaces

namespace  gem5
 Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
 
namespace  gem5::trace
 

Functions

std::string gem5::trace::iSetStateToStr (TarmacBaseRecord::ISetState isetstate)
 Returns the string representation of the instruction set being currently run according to the Tarmac format.
 
std::string gem5::trace::opModeToStr (ArmISA::OperatingMode opMode)
 Returns the string representation of the ARM Operating Mode (CPSR.M[3:0] field) according to the Tarmac format.
 

Generated on Tue Jun 18 2024 16:24:08 for gem5 by doxygen 1.11.0