gem5  v21.1.0.2
static_inst.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2017, 2020 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2003-2005 The Regents of The University of Michigan
15  * Copyright (c) 2013 Advanced Micro Devices, Inc.
16  * All rights reserved.
17  *
18  * Redistribution and use in source and binary forms, with or without
19  * modification, are permitted provided that the following conditions are
20  * met: redistributions of source code must retain the above copyright
21  * notice, this list of conditions and the following disclaimer;
22  * redistributions in binary form must reproduce the above copyright
23  * notice, this list of conditions and the following disclaimer in the
24  * documentation and/or other materials provided with the distribution;
25  * neither the name of the copyright holders nor the names of its
26  * contributors may be used to endorse or promote products derived from
27  * this software without specific prior written permission.
28  *
29  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
32  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
33  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
34  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
35  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
36  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
37  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40  */
41 
42 #ifndef __CPU_STATIC_INST_HH__
43 #define __CPU_STATIC_INST_HH__
44 
45 #include <bitset>
46 #include <cstdint>
47 #include <memory>
48 #include <string>
49 
50 #include "arch/pcstate.hh"
51 #include "base/logging.hh"
52 #include "base/refcnt.hh"
53 #include "config/the_isa.hh"
54 #include "cpu/op_class.hh"
55 #include "cpu/reg_class.hh"
56 #include "cpu/static_inst_fwd.hh"
57 #include "enums/StaticInstFlags.hh"
58 #include "sim/byteswap.hh"
59 
60 namespace gem5
61 {
62 
63 // forward declarations
64 class Packet;
65 
66 class ExecContext;
67 class ThreadContext;
68 
69 GEM5_DEPRECATED_NAMESPACE(Loader, loader);
70 namespace loader
71 {
72 class SymbolTable;
73 } // namespace loader
74 
75 namespace Trace
76 {
77 class InstRecord;
78 } // namespace Trace
79 
88 class StaticInst : public RefCounted, public StaticInstFlags
89 {
90  public:
91  using RegIdArrayPtr = RegId (StaticInst:: *)[];
92 
93  private:
96 
99 
100  protected:
101 
103  std::bitset<Num_Flags> flags;
104 
106  OpClass _opClass;
107 
109  int8_t _numSrcRegs = 0;
110 
112  int8_t _numDestRegs = 0;
113 
116 
117  int8_t _numFPDestRegs = 0;
118  int8_t _numIntDestRegs = 0;
119  int8_t _numCCDestRegs = 0;
121 
124  int8_t _numVecDestRegs = 0;
129  public:
130 
137 
138  int8_t numSrcRegs() const { return _numSrcRegs; }
141  int8_t numDestRegs() const { return _numDestRegs; }
143  int8_t numFPDestRegs() const { return _numFPDestRegs; }
145  int8_t numIntDestRegs() const { return _numIntDestRegs; }
147  int8_t numVecDestRegs() const { return _numVecDestRegs; }
149  int8_t numVecElemDestRegs() const { return _numVecElemDestRegs; }
151  int8_t numVecPredDestRegs() const { return _numVecPredDestRegs; }
153  int8_t numCCDestRegs() const { return _numCCDestRegs; }
155 
160 
161 
162  bool isNop() const { return flags[IsNop]; }
163 
164  bool
165  isMemRef() const
166  {
167  return flags[IsLoad] || flags[IsStore] || flags[IsAtomic];
168  }
169  bool isLoad() const { return flags[IsLoad]; }
170  bool isStore() const { return flags[IsStore]; }
171  bool isAtomic() const { return flags[IsAtomic]; }
172  bool isStoreConditional() const { return flags[IsStoreConditional]; }
173  bool isInstPrefetch() const { return flags[IsInstPrefetch]; }
174  bool isDataPrefetch() const { return flags[IsDataPrefetch]; }
175  bool isPrefetch() const { return isInstPrefetch() ||
176  isDataPrefetch(); }
177 
178  bool isInteger() const { return flags[IsInteger]; }
179  bool isFloating() const { return flags[IsFloating]; }
180  bool isVector() const { return flags[IsVector]; }
181 
182  bool isControl() const { return flags[IsControl]; }
183  bool isCall() const { return flags[IsCall]; }
184  bool isReturn() const { return flags[IsReturn]; }
185  bool isDirectCtrl() const { return flags[IsDirectControl]; }
186  bool isIndirectCtrl() const { return flags[IsIndirectControl]; }
187  bool isCondCtrl() const { return flags[IsCondControl]; }
188  bool isUncondCtrl() const { return flags[IsUncondControl]; }
189 
190  bool isSerializing() const { return flags[IsSerializing] ||
191  flags[IsSerializeBefore] ||
192  flags[IsSerializeAfter]; }
193  bool isSerializeBefore() const { return flags[IsSerializeBefore]; }
194  bool isSerializeAfter() const { return flags[IsSerializeAfter]; }
195  bool isSquashAfter() const { return flags[IsSquashAfter]; }
196  bool
198  {
199  return flags[IsReadBarrier] && flags[IsWriteBarrier];
200  }
201  bool isReadBarrier() const { return flags[IsReadBarrier]; }
202  bool isWriteBarrier() const { return flags[IsWriteBarrier]; }
203  bool isNonSpeculative() const { return flags[IsNonSpeculative]; }
204  bool isQuiesce() const { return flags[IsQuiesce]; }
205  bool isUnverifiable() const { return flags[IsUnverifiable]; }
206  bool isSyscall() const { return flags[IsSyscall]; }
207  bool isMacroop() const { return flags[IsMacroop]; }
208  bool isMicroop() const { return flags[IsMicroop]; }
209  bool isDelayedCommit() const { return flags[IsDelayedCommit]; }
210  bool isLastMicroop() const { return flags[IsLastMicroop]; }
211  bool isFirstMicroop() const { return flags[IsFirstMicroop]; }
212  // hardware transactional memory
213  // HtmCmds must be identified as such in order
214  // to provide them with necessary memory ordering semantics.
215  bool isHtmStart() const { return flags[IsHtmStart]; }
216  bool isHtmStop() const { return flags[IsHtmStop]; }
217  bool isHtmCancel() const { return flags[IsHtmCancel]; }
218 
219  bool
220  isHtmCmd() const
221  {
222  return isHtmStart() || isHtmStop() || isHtmCancel();
223  }
225 
226  void setFirstMicroop() { flags[IsFirstMicroop] = true; }
227  void setLastMicroop() { flags[IsLastMicroop] = true; }
228  void setDelayedCommit() { flags[IsDelayedCommit] = true; }
229  void setFlag(Flags f) { flags[f] = true; }
230 
232  OpClass opClass() const { return _opClass; }
233 
234 
237  const RegId &destRegIdx(int i) const { return (this->*_destRegIdxPtr)[i]; }
238 
239  void
240  setDestRegIdx(int i, const RegId &val)
241  {
242  (this->*_destRegIdxPtr)[i] = val;
243  }
244 
247  const RegId &srcRegIdx(int i) const { return (this->*_srcRegIdxPtr)[i]; }
248 
249  void
250  setSrcRegIdx(int i, const RegId &val)
251  {
252  (this->*_srcRegIdxPtr)[i] = val;
253  }
254 
257 
258  virtual uint64_t getEMI() const { return 0; }
259 
260  protected:
261 
268  void
270  {
271  _srcRegIdxPtr = src;
272  _destRegIdxPtr = dest;
273  }
274 
281  const char *mnemonic;
282 
287  mutable std::unique_ptr<std::string> cachedDisassembly;
288 
292  virtual std::string generateDisassembly(
293  Addr pc, const loader::SymbolTable *symtab) const = 0;
294 
300  StaticInst(const char *_mnemonic, OpClass op_class)
301  : _opClass(op_class), mnemonic(_mnemonic)
302  {}
303 
304  public:
305  virtual ~StaticInst() {};
306 
307  virtual Fault execute(ExecContext *xc,
308  Trace::InstRecord *traceData) const = 0;
309 
310  virtual Fault
312  {
313  panic("initiateAcc not defined!");
314  }
315 
316  virtual Fault
318  Trace::InstRecord *trace_data) const
319  {
320  panic("completeAcc not defined!");
321  }
322 
323  virtual void advancePC(TheISA::PCState &pc_state) const = 0;
324 
325  virtual TheISA::PCState
327  const TheISA::PCState &call_pc) const
328  {
329  panic("buildRetPC not defined!");
330  }
331 
336  virtual StaticInstPtr fetchMicroop(MicroPC upc) const;
337 
343  virtual TheISA::PCState branchTarget(const TheISA::PCState &pc) const;
344 
352  virtual TheISA::PCState branchTarget(ThreadContext *tc) const;
353 
359  TheISA::PCState &tgt) const;
360 
368  virtual const std::string &disassemble(Addr pc,
369  const loader::SymbolTable *symtab=nullptr) const;
370 
375  void printFlags(std::ostream &outs, const std::string &separator) const;
376 
378  std::string getName() { return mnemonic; }
379 
380  protected:
381  template<typename T>
382  size_t
383  simpleAsBytes(void *buf, size_t max_size, const T &t)
384  {
385  size_t size = sizeof(T);
386  if (size <= max_size)
387  *reinterpret_cast<T *>(buf) = htole<T>(t);
388  return size;
389  }
390 
391  public:
403  virtual size_t asBytes(void *buf, size_t max_size) { return 0; }
404 };
405 
406 } // namespace gem5
407 
408 #endif // __CPU_STATIC_INST_HH__
refcnt.hh
gem5::StaticInst::isMicroop
bool isMicroop() const
Definition: static_inst.hh:208
gem5::StaticInst::isWriteBarrier
bool isWriteBarrier() const
Definition: static_inst.hh:202
gem5::StaticInst::isSerializeBefore
bool isSerializeBefore() const
Definition: static_inst.hh:193
op_class.hh
gem5::StaticInst::isNonSpeculative
bool isNonSpeculative() const
Definition: static_inst.hh:203
gem5::StaticInst::isQuiesce
bool isQuiesce() const
Definition: static_inst.hh:204
gem5::StaticInst::numCCDestRegs
int8_t numCCDestRegs() const
Number of coprocesor destination regs.
Definition: static_inst.hh:153
gem5::StaticInst::isIndirectCtrl
bool isIndirectCtrl() const
Definition: static_inst.hh:186
gem5::StaticInst::isUnverifiable
bool isUnverifiable() const
Definition: static_inst.hh:205
gem5::StaticInst::isNop
bool isNop() const
Definition: static_inst.hh:162
gem5::StaticInst::RegIdArrayPtr
RegId(StaticInst::*)[] RegIdArrayPtr
Definition: static_inst.hh:91
gem5::StaticInst::asBytes
virtual size_t asBytes(void *buf, size_t max_size)
Instruction classes can override this function to return a a representation of themselves as a blob o...
Definition: static_inst.hh:403
gem5::StaticInst::isSerializeAfter
bool isSerializeAfter() const
Definition: static_inst.hh:194
gem5::StaticInst::~StaticInst
virtual ~StaticInst()
Definition: static_inst.hh:305
gem5::StaticInst::setSrcRegIdx
void setSrcRegIdx(int i, const RegId &val)
Definition: static_inst.hh:250
gem5::StaticInst::isControl
bool isControl() const
Definition: static_inst.hh:182
gem5::StaticInst::_numFPDestRegs
int8_t _numFPDestRegs
The following are used to track physical register usage for machines with separate int & FP reg files...
Definition: static_inst.hh:117
gem5::ArmISA::f
Bitfield< 6 > f
Definition: misc_types.hh:67
gem5::StaticInst::_numIntDestRegs
int8_t _numIntDestRegs
Definition: static_inst.hh:118
gem5::StaticInst::simpleAsBytes
size_t simpleAsBytes(void *buf, size_t max_size, const T &t)
Definition: static_inst.hh:383
gem5::X86ISA::val
Bitfield< 63 > val
Definition: misc.hh:775
gem5::StaticInst::isCondCtrl
bool isCondCtrl() const
Definition: static_inst.hh:187
gem5::loader::SymbolTable
Definition: symtab.hh:65
gem5::StaticInst::StaticInst
StaticInst(const char *_mnemonic, OpClass op_class)
Constructor.
Definition: static_inst.hh:300
gem5::StaticInst::numSrcRegs
int8_t numSrcRegs() const
Number of source registers.
Definition: static_inst.hh:139
gem5::StaticInst::isDelayedCommit
bool isDelayedCommit() const
Definition: static_inst.hh:209
gem5::StaticInst::numVecDestRegs
int8_t numVecDestRegs() const
Number of vector destination regs.
Definition: static_inst.hh:147
gem5::StaticInst::setDestRegIdx
void setDestRegIdx(int i, const RegId &val)
Definition: static_inst.hh:240
gem5::ArmISA::i
Bitfield< 7 > i
Definition: misc_types.hh:66
gem5::StaticInst::isFirstMicroop
bool isFirstMicroop() const
Definition: static_inst.hh:211
gem5::StaticInst::_numCCDestRegs
int8_t _numCCDestRegs
Definition: static_inst.hh:119
gem5::StaticInst::destRegIdx
const RegId & destRegIdx(int i) const
Return logical index (architectural reg num) of i'th destination reg.
Definition: static_inst.hh:237
gem5::StaticInst::_opClass
OpClass _opClass
See opClass().
Definition: static_inst.hh:106
gem5::StaticInst::execute
virtual Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const =0
gem5::RefCountingPtr< StaticInst >
gem5::StaticInst::numVecPredDestRegs
int8_t numVecPredDestRegs() const
Number of predicate destination regs.
Definition: static_inst.hh:151
gem5::StaticInst::fetchMicroop
virtual StaticInstPtr fetchMicroop(MicroPC upc) const
Return the microop that goes with a particular micropc.
Definition: static_inst.cc:54
gem5::StaticInst::numVecElemDestRegs
int8_t numVecElemDestRegs() const
Number of vector element destination regs.
Definition: static_inst.hh:149
gem5::StaticInst::numFPDestRegs
int8_t numFPDestRegs() const
Number of floating-point destination regs.
Definition: static_inst.hh:143
gem5::StaticInst::opClass
OpClass opClass() const
Operation class. Used to select appropriate function unit in issue.
Definition: static_inst.hh:232
gem5::StaticInst::isHtmCancel
bool isHtmCancel() const
Definition: static_inst.hh:217
gem5::MicroPC
uint16_t MicroPC
Definition: types.hh:149
gem5::StaticInst::isFloating
bool isFloating() const
Definition: static_inst.hh:179
gem5::StaticInst::isHtmCmd
bool isHtmCmd() const
Definition: static_inst.hh:220
gem5::Flags
Wrapper that groups a few flag bits under the same undelying container.
Definition: flags.hh:44
gem5::StaticInst::isReturn
bool isReturn() const
Definition: static_inst.hh:184
gem5::StaticInst::isHtmStart
bool isHtmStart() const
Definition: static_inst.hh:215
gem5::StaticInst::isDataPrefetch
bool isDataPrefetch() const
Definition: static_inst.hh:174
gem5::StaticInst::branchTarget
virtual TheISA::PCState branchTarget(const TheISA::PCState &pc) const
Return the target address for a PC-relative branch.
Definition: static_inst.cc:61
gem5::StaticInst
Base, ISA-independent static instruction class.
Definition: static_inst.hh:88
gem5::ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:93
gem5::StaticInst::isPrefetch
bool isPrefetch() const
Definition: static_inst.hh:175
gem5::Fault
std::shared_ptr< FaultBase > Fault
Definition: types.hh:255
gem5::StaticInst::srcRegIdx
const RegId & srcRegIdx(int i) const
Return logical index (architectural reg num) of i'th source reg.
Definition: static_inst.hh:247
gem5::StaticInst::isAtomic
bool isAtomic() const
Definition: static_inst.hh:171
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::MipsISA::PCState
GenericISA::DelaySlotPCState< 4 > PCState
Definition: pcstate.hh:40
gem5::probing::Packet
ProbePointArg< PacketInfo > Packet
Packet probe point.
Definition: mem.hh:109
gem5::StaticInst::isHtmStop
bool isHtmStop() const
Definition: static_inst.hh:216
gem5::StaticInst::_numVecElemDestRegs
int8_t _numVecElemDestRegs
Definition: static_inst.hh:125
gem5::StaticInst::getName
std::string getName()
Return name of machine instruction.
Definition: static_inst.hh:378
gem5::StaticInst::isLoad
bool isLoad() const
Definition: static_inst.hh:169
gem5::StaticInst::flags
std::bitset< Num_Flags > flags
Flag values for this instruction.
Definition: static_inst.hh:103
gem5::StaticInst::isStore
bool isStore() const
Definition: static_inst.hh:170
gem5::StaticInst::_destRegIdxPtr
RegIdArrayPtr _destRegIdxPtr
See destRegIdx().
Definition: static_inst.hh:98
gem5::StaticInst::hasBranchTarget
bool hasBranchTarget(const TheISA::PCState &pc, ThreadContext *tc, TheISA::PCState &tgt) const
Return true if the instruction is a control transfer, and if so, return the target address as well.
Definition: static_inst.cc:37
gem5::StaticInst::isDirectCtrl
bool isDirectCtrl() const
Definition: static_inst.hh:185
gem5::StaticInst::isVector
bool isVector() const
Definition: static_inst.hh:180
gem5::StaticInst::_srcRegIdxPtr
RegIdArrayPtr _srcRegIdxPtr
See srcRegIdx().
Definition: static_inst.hh:95
gem5::StaticInst::generateDisassembly
virtual std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const =0
Internal function to generate disassembly string.
gem5::StaticInst::setRegIdxArrays
void setRegIdxArrays(RegIdArrayPtr src, RegIdArrayPtr dest)
Set the pointers which point to the arrays of source and destination register indices.
Definition: static_inst.hh:269
gem5::ArmISA::t
Bitfield< 5 > t
Definition: misc_types.hh:70
gem5::StaticInst::numIntDestRegs
int8_t numIntDestRegs() const
Number of integer destination regs.
Definition: static_inst.hh:145
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
gem5::GEM5_DEPRECATED_NAMESPACE
GEM5_DEPRECATED_NAMESPACE(GuestABI, guest_abi)
gem5::StaticInst::isLastMicroop
bool isLastMicroop() const
Definition: static_inst.hh:210
gem5::StaticInst::setLastMicroop
void setLastMicroop()
Definition: static_inst.hh:227
gem5::StaticInst::isMemRef
bool isMemRef() const
Definition: static_inst.hh:165
gem5::StaticInst::setDelayedCommit
void setDelayedCommit()
Definition: static_inst.hh:228
gem5::StaticInst::isReadBarrier
bool isReadBarrier() const
Definition: static_inst.hh:201
gem5::RefCounted
Derive from RefCounted if you want to enable reference counting of this class.
Definition: refcnt.hh:60
gem5::StaticInst::getEMI
virtual uint64_t getEMI() const
Definition: static_inst.hh:258
gem5::StaticInst::isInstPrefetch
bool isInstPrefetch() const
Definition: static_inst.hh:173
gem5::StaticInst::completeAcc
virtual Fault completeAcc(Packet *pkt, ExecContext *xc, Trace::InstRecord *trace_data) const
Definition: static_inst.hh:317
gem5::StaticInst::nullStaticInstPtr
static StaticInstPtr nullStaticInstPtr
Pointer to a statically allocated "null" instruction object.
Definition: static_inst.hh:256
gem5::StaticInst::disassemble
virtual const std::string & disassemble(Addr pc, const loader::SymbolTable *symtab=nullptr) const
Return string representation of disassembled instruction.
Definition: static_inst.cc:75
gem5::StaticInst::initiateAcc
virtual Fault initiateAcc(ExecContext *xc, Trace::InstRecord *traceData) const
Definition: static_inst.hh:311
gem5::StaticInst::setFirstMicroop
void setFirstMicroop()
Definition: static_inst.hh:226
gem5::StaticInst::_numDestRegs
int8_t _numDestRegs
See numDestRegs().
Definition: static_inst.hh:112
gem5::StaticInst::isMacroop
bool isMacroop() const
Definition: static_inst.hh:207
static_inst_fwd.hh
gem5::StaticInst::isSquashAfter
bool isSquashAfter() const
Definition: static_inst.hh:195
gem5::MipsISA::pc
Bitfield< 4 > pc
Definition: pra_constants.hh:243
reg_class.hh
gem5::StaticInst::cachedDisassembly
std::unique_ptr< std::string > cachedDisassembly
String representation of disassembly (lazily evaluated via disassemble()).
Definition: static_inst.hh:287
gem5::StaticInst::isSerializing
bool isSerializing() const
Definition: static_inst.hh:190
gem5::StaticInst::numDestRegs
int8_t numDestRegs() const
Number of destination registers.
Definition: static_inst.hh:141
logging.hh
gem5::StaticInst::isInteger
bool isInteger() const
Definition: static_inst.hh:178
gem5::ExecContext
The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...
Definition: exec_context.hh:73
gem5::StaticInst::isCall
bool isCall() const
Definition: static_inst.hh:183
gem5::StaticInst::isFullMemBarrier
bool isFullMemBarrier() const
Definition: static_inst.hh:197
gem5::StaticInst::isUncondCtrl
bool isUncondCtrl() const
Definition: static_inst.hh:188
gem5::Trace::InstRecord
Definition: insttracer.hh:58
gem5::StaticInst::isSyscall
bool isSyscall() const
Definition: static_inst.hh:206
gem5::StaticInst::isStoreConditional
bool isStoreConditional() const
Definition: static_inst.hh:172
gem5::StaticInst::setFlag
void setFlag(Flags f)
Definition: static_inst.hh:229
gem5::StaticInst::_numVecPredDestRegs
int8_t _numVecPredDestRegs
Definition: static_inst.hh:126
gem5::StaticInst::mnemonic
const char * mnemonic
Base mnemonic (e.g., "add").
Definition: static_inst.hh:281
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::StaticInst::buildRetPC
virtual TheISA::PCState buildRetPC(const TheISA::PCState &cur_pc, const TheISA::PCState &call_pc) const
Definition: static_inst.hh:326
gem5::StaticInst::_numSrcRegs
int8_t _numSrcRegs
See numSrcRegs().
Definition: static_inst.hh:109
gem5::StaticInst::printFlags
void printFlags(std::ostream &outs, const std::string &separator) const
Print a separator separated list of this instruction's set flag names on the given stream.
Definition: static_inst.cc:86
gem5::StaticInst::advancePC
virtual void advancePC(TheISA::PCState &pc_state) const =0
gem5::StaticInst::_numVecDestRegs
int8_t _numVecDestRegs
To use in architectures with vector register file.
Definition: static_inst.hh:124
byteswap.hh
gem5::RegId
Register ID: describe an architectural register with its class and index.
Definition: reg_class.hh:88
panic
#define panic(...)
This implements a cprintf based panic() function.
Definition: logging.hh:177

Generated on Tue Sep 21 2021 12:24:35 for gem5 by doxygen 1.8.17