gem5  v21.0.1.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
process.hh
Go to the documentation of this file.
1 /*
2 * Copyright (c) 2012, 2018 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2007-2008 The Florida State University
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
41 #ifndef __ARM_PROCESS_HH__
42 #define __ARM_PROCESS_HH__
43 
44 #include <string>
45 #include <vector>
46 
47 #include "arch/arm/intregs.hh"
49 #include "mem/page_table.hh"
50 #include "sim/process.hh"
51 #include "sim/syscall_abi.hh"
52 
53 class ArmProcess : public Process
54 {
55  protected:
57  ArmProcess(const ProcessParams &params, ::Loader::ObjectFile *objFile,
58  ::Loader::Arch _arch);
59  template<class IntType>
60  void argsInit(int pageSize, ArmISA::IntRegIndex spIndex);
61 
62  template<class IntType>
63  IntType
64  armHwcap() const
65  {
66  return static_cast<IntType>(armHwcapImpl());
67  }
68 
72  virtual uint32_t armHwcapImpl() const = 0;
73 };
74 
75 class ArmProcess32 : public ArmProcess
76 {
77  public:
78  ArmProcess32(const ProcessParams &params, ::Loader::ObjectFile *objFile,
79  ::Loader::Arch _arch);
80 
81  protected:
82  void initState() override;
83 
85  uint32_t armHwcapImpl() const override;
86 };
87 
88 class ArmProcess64 : public ArmProcess
89 {
90  public:
91  ArmProcess64(const ProcessParams &params, ::Loader::ObjectFile *objFile,
92  ::Loader::Arch _arch);
93 
94  protected:
95  void initState() override;
96 
98  uint32_t armHwcapImpl() const override;
99 };
100 
101 #endif // __ARM_PROCESS_HH__
102 
ArmProcess64::initState
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: process.cc:121
ArmProcess64::ArmProcess64
ArmProcess64(const ProcessParams &params, ::Loader::ObjectFile *objFile, ::Loader::Arch _arch)
Definition: process.cc:85
Process
Definition: process.hh:65
ArmProcess64
Definition: process.hh:88
ArmISA::IntRegIndex
IntRegIndex
Definition: intregs.hh:51
ArmProcess64::armHwcapImpl
uint32_t armHwcapImpl() const override
AArch64 AT_HWCAP.
Definition: process.cc:171
ArmProcess::arch
::Loader::Arch arch
Definition: process.hh:56
ArmProcess::argsInit
void argsInit(int pageSize, ArmISA::IntRegIndex spIndex)
Definition: process.cc:253
syscall_abi.hh
ArmProcess::ArmProcess
ArmProcess(const ProcessParams &params, ::Loader::ObjectFile *objFile, ::Loader::Arch _arch)
Definition: process.cc:60
ArmProcess32::initState
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: process.cc:102
Loader::ObjectFile
Definition: object_file.hh:74
ArmProcess::armHwcapImpl
virtual uint32_t armHwcapImpl() const =0
AT_HWCAP is 32-bit wide on AArch64 as well so we can safely return an uint32_t.
process.hh
intregs.hh
ArmProcess32
Definition: process.hh:75
Process::objFile
::Loader::ObjectFile * objFile
Definition: process.hh:208
Loader::Arch
Arch
Definition: object_file.hh:44
ArmProcess::armHwcap
IntType armHwcap() const
Definition: process.hh:64
ArmProcess32::ArmProcess32
ArmProcess32(const ProcessParams &params, ::Loader::ObjectFile *objFile, ::Loader::Arch _arch)
Definition: process.cc:70
ArmProcess32::armHwcapImpl
uint32_t armHwcapImpl() const override
AArch32 AT_HWCAP.
Definition: process.cc:145
SimObject::params
const Params & params() const
Definition: sim_object.hh:168
page_table.hh
ArmProcess
Definition: process.hh:53
object_file.hh

Generated on Tue Jun 22 2021 15:28:21 for gem5 by doxygen 1.8.17