gem5  v21.0.1.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
intr_control.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2002-2005 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  */
28 
29 #include "cpu/intr_control.hh"
30 
31 #include <string>
32 #include <vector>
33 
34 #include "base/trace.hh"
35 #include "cpu/base.hh"
36 #include "cpu/thread_context.hh"
37 #include "debug/IntrControl.hh"
38 #include "sim/sim_object.hh"
39 
41  : SimObject(p), sys(p.sys)
42 {}
43 
44 void
45 IntrControl::post(int cpu_id, int int_num, int index)
46 {
47  DPRINTF(IntrControl, "post %d:%d (cpu %d)\n", int_num, index, cpu_id);
48  auto *tc = sys->threads[cpu_id];
49  tc->getCpuPtr()->postInterrupt(tc->threadId(), int_num, index);
50 }
51 
52 void
53 IntrControl::clear(int cpu_id, int int_num, int index)
54 {
55  DPRINTF(IntrControl, "clear %d:%d (cpu %d)\n", int_num, index, cpu_id);
56  auto *tc = sys->threads[cpu_id];
57  tc->getCpuPtr()->clearInterrupt(tc->threadId(), int_num, index);
58 }
59 
60 void
62 {
63  DPRINTF(IntrControl, "Clear all pending interrupts for CPU %d\n", cpu_id);
64  auto *tc = sys->threads[cpu_id];
65  tc->getCpuPtr()->clearInterrupts(tc->threadId());
66 }
67 
68 bool
69 IntrControl::havePosted(int cpu_id) const
70 {
71  DPRINTF(IntrControl, "Check pending interrupts for CPU %d\n", cpu_id);
72  auto *tc = sys->threads[cpu_id];
73  return tc->getCpuPtr()->checkInterrupts(tc->threadId());
74 }
IntrControl::clear
void clear(int cpu_id, int int_num, int index)
Definition: intr_control.cc:53
IntrControl::havePosted
bool havePosted(int cpu_id) const
Definition: intr_control.cc:69
IntrControl::post
void post(int cpu_id, int int_num, int index)
Definition: intr_control.cc:45
MipsISA::index
Bitfield< 30, 0 > index
Definition: pra_constants.hh:44
IntrControl::Params
IntrControlParams Params
Definition: intr_control.hh:43
IntrControl::clearAll
void clearAll(int cpu_id)
Definition: intr_control.cc:61
sim_object.hh
DPRINTF
#define DPRINTF(x,...)
Definition: trace.hh:237
IntrControl::sys
System * sys
Definition: intr_control.hh:42
System::threads
Threads threads
Definition: system.hh:304
base.hh
intr_control.hh
IntrControl::IntrControl
IntrControl(const Params &p)
Definition: intr_control.cc:40
trace.hh
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
IntrControl
Definition: intr_control.hh:39
thread_context.hh
SimObject
Abstract superclass for simulation objects.
Definition: sim_object.hh:141

Generated on Tue Jun 22 2021 15:28:26 for gem5 by doxygen 1.8.17