Go to the documentation of this file.
32 #ifndef __ARCH_GCN3_INSTS_GPU_STATIC_INST_HH__
33 #define __ARCH_GCN3_INSTS_GPU_STATIC_INST_HH__
94 #endif //__ARCH_GCN3_INSTS_GPU_STATIC_INST_HH__
void generateDisassembly() override
ScalarRegU32 srcLiteral() const override
ScalarRegU32 _srcLiteral
if the instruction has a src literal - an immediate value that is part of the instruction stream - we...
bool isFlatScratchRegister(int opIdx) override
bool isExecMask(int opIdx)
const std::string & opcode() const
void initOperandInfo() override
bool isExecMaskRegister(int opIdx) override
GCN3GPUStaticInst(const std::string &opcode)
const std::string _opcode
int coalescerTokenCount() const override
Return the number of tokens needed by the coalescer.
int getOperandSize(int opIdx) override
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
void panicUnimplemented() const
bool isFlatScratchReg(int opIdx)
Generated on Sat Jun 18 2022 08:12:02 for gem5 by doxygen 1.8.17