gem5 v24.0.0.0
Loading...
Searching...
No Matches
reg_abi.hh
Go to the documentation of this file.
1/*
2 * Copyright 2020 Google Inc.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are
6 * met: redistributions of source code must retain the above copyright
7 * notice, this list of conditions and the following disclaimer;
8 * redistributions in binary form must reproduce the above copyright
9 * notice, this list of conditions and the following disclaimer in the
10 * documentation and/or other materials provided with the distribution;
11 * neither the name of the copyright holders nor the names of its
12 * contributors may be used to endorse or promote products derived from
13 * this software without specific prior written permission.
14 *
15 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 */
27
28#ifndef __ARCH_ARM_REG_ABI_HH__
29#define __ARCH_ARM_REG_ABI_HH__
30
31#include <vector>
32
33#include "base/logging.hh"
34#include "sim/pseudo_inst.hh"
35#include "sim/syscall_abi.hh"
36
37namespace gem5
38{
39
40namespace ArmISA
41{
42
44{
46};
47
49{
51};
52
53} // namespace ArmISA
54
55namespace guest_abi
56{
57
58template <typename ABI, typename Arg>
59struct Argument<ABI, Arg,
60 typename std::enable_if_t<
61 std::is_base_of_v<ArmISA::RegABI32, ABI> &&
62 std::is_integral_v<Arg> &&
63 ABI::template IsWideV<Arg>>>
64{
65 static Arg
66 get(ThreadContext *tc, typename ABI::State &state)
67 {
68 // 64 bit arguments are passed starting in an even register.
69 if (state % 2)
70 state++;
71 panic_if(state + 1 >= ABI::ArgumentRegs.size(),
72 "Ran out of syscall argument registers.");
73 auto low = ABI::ArgumentRegs[state++];
74 auto high = ABI::ArgumentRegs[state++];
75 return (Arg)ABI::mergeRegs(tc, low, high);
76 }
77};
78
79template <>
81{
84
85 static Arg
87 {
88 panic_if(state + 1 >= ABI::ArgumentRegs.size(),
89 "Ran out of syscall argument registers.");
90 return (Arg)bits(tc->getReg(ABI::ArgumentRegs[state++]), 31, 0);
91 }
92};
93
94} // namespace guest_abi
95} // namespace gem5
96
97#endif // __ARCH_ARM_REG_ABI_HH__
ThreadContext is the external interface to all thread state for anything outside of the CPU.
virtual RegVal getReg(const RegId &reg) const
STL vector class.
Definition stl.hh:37
constexpr T bits(T val, unsigned first, unsigned last)
Extract the bitfield from position 'first' to 'last' (inclusive) from 'val' and right justify it.
Definition bitfield.hh:79
#define panic_if(cond,...)
Conditional panic macro that checks the supplied condition and only panics if the condition is true a...
Definition logging.hh:214
atomic_var_t state
Definition helpers.cc:211
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
Overload hash function for BasicBlockRange type.
Definition binary32.hh:81
static const std::vector< RegId > ArgumentRegs
Definition reg_abi.hh:45
static const std::vector< RegId > ArgumentRegs
Definition reg_abi.hh:50
static Arg get(ThreadContext *tc, typename ABI::State &state)
Definition reg_abi.hh:86
This struct wrapper for Addr enables m5ops for systems with 32 bit pointer, since it allows to distin...

Generated on Tue Jun 18 2024 16:23:57 for gem5 by doxygen 1.11.0