gem5 v24.0.0.0
Loading...
Searching...
No Matches
priv.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2006-2007 The Regents of The University of Michigan
3 * All rights reserved
4 * Copyright 2017 Google Inc.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are
8 * met: redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer;
10 * redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution;
13 * neither the name of the copyright holders nor the names of its
14 * contributors may be used to endorse or promote products derived from
15 * this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 */
29
30#ifndef __ARCH_SPARC_INSTS_PRIV_HH__
31#define __ARCH_SPARC_INSTS_PRIV_HH__
32
34
35namespace gem5
36{
37
38namespace SparcISA
39{
40
44class Priv : public SparcStaticInst
45{
46 protected:
48 std::string generateDisassembly(
49 Addr pc, const loader::SymbolTable *symtab) const override;
50};
51
52class PrivReg : public Priv
53{
54 protected:
55 PrivReg(const char *mnem, ExtMachInst _machInst,
56 OpClass __opClass, char const * _regName) :
57 Priv(mnem, _machInst, __opClass), regName(_regName)
58 {}
59
60 char const *regName;
61};
62
63// This class is for instructions that explicitly read control
64// registers. It provides a special generateDisassembly function.
65class RdPriv : public PrivReg
66{
67 protected:
68 using PrivReg::PrivReg;
69 std::string generateDisassembly(
70 Addr pc, const loader::SymbolTable *symtab) const override;
71};
72
73// This class is for instructions that explicitly write control
74// registers. It provides a special generateDisassembly function.
75class WrPriv : public PrivReg
76{
77 protected:
78 using PrivReg::PrivReg;
79 std::string generateDisassembly(
80 Addr pc, const loader::SymbolTable *symtab) const override;
81};
82
86class PrivImm : public Priv
87{
88 protected:
89 // Constructor
90 PrivImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass) :
91 Priv(mnem, _machInst, __opClass), imm(bits(_machInst, 12, 0))
92 {}
93
94 int32_t imm;
95};
96
97// This class is for instructions that explicitly write control
98// registers. It provides a special generateDisassembly function.
99class WrPrivImm : public PrivImm
100{
101 protected:
102 // Constructor
103 WrPrivImm(const char *mnem, ExtMachInst _machInst,
104 OpClass __opClass, char const *_regName) :
105 PrivImm(mnem, _machInst, __opClass), regName(_regName)
106 {}
107
108 std::string generateDisassembly(
109 Addr pc, const loader::SymbolTable *symtab) const override;
110
111 char const *regName;
112};
113
114} // namespace SparcISA
115} // namespace gem5
116
117#endif //__ARCH_SPARC_INSTS_PRIV_HH__
Base class for privelege mode operations with immediates.
Definition priv.hh:87
PrivImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass)
Definition priv.hh:90
PrivReg(const char *mnem, ExtMachInst _machInst, OpClass __opClass, char const *_regName)
Definition priv.hh:55
char const * regName
Definition priv.hh:60
Base class for privelege mode operations.
Definition priv.hh:45
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Definition priv.cc:39
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Definition priv.cc:49
Base class for all SPARC static instructions.
SparcStaticInst(const char *_mnemonic, ExtMachInst _machInst, OpClass __opClass)
WrPrivImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass, char const *_regName)
Definition priv.hh:103
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Definition priv.cc:82
char const * regName
Definition priv.hh:111
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Definition priv.cc:62
constexpr T bits(T val, unsigned first, unsigned last)
Extract the bitfield from position 'first' to 'last' (inclusive) from 'val' and right justify it.
Definition bitfield.hh:79
Bitfield< 4 > pc
uint64_t ExtMachInst
Definition types.hh:42
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition types.hh:147

Generated on Tue Jun 18 2024 16:24:00 for gem5 by doxygen 1.11.0