gem5  v21.1.0.2
register_manager_policy.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2016 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  */
33 
34 #ifndef __REGISTER_MANAGER_POLICY_HH__
35 #define __REGISTER_MANAGER_POLICY_HH__
36 
37 #include <cstdint>
38 
39 namespace gem5
40 {
41 
42 class ComputeUnit;
43 class HSAQueueEntry;
44 class Wavefront;
45 
56 {
57  public:
58  virtual void setParent(ComputeUnit *_cu) { cu = _cu; }
59 
60  // Execute: called by RenameStage::execute()
61  virtual void exec() = 0;
62 
63  // provide virtual to physical register mapping
64  virtual int mapVgpr(Wavefront* w, int vgprIndex) = 0;
65  virtual int mapSgpr(Wavefront* w, int sgprIndex) = 0;
66 
67  // check if requested number of vector registers can be allocated
68  virtual bool canAllocateVgprs(int simdId, int nWfs, int demandPerWf) = 0;
69  // check if requested number of scalar registers can be allocated
70  // machine ISA only
71  virtual bool canAllocateSgprs(int simdId, int nWfs, int demandPerWf) = 0;
72 
73  // allocate vector registers and reserve from register pool
74  virtual void allocateRegisters(Wavefront *w, int vectorDemand,
75  int scalarDemand) = 0;
76 
77  // free all remaining registers held by specified WF
78  virtual void freeRegisters(Wavefront *w) = 0;
79 
80  protected:
82 };
83 
84 } // namespace gem5
85 
86 #endif // __REGISTER_MANAGER_POLICY_HH__
gem5::RegisterManagerPolicy::freeRegisters
virtual void freeRegisters(Wavefront *w)=0
gem5::MipsISA::w
Bitfield< 0 > w
Definition: pra_constants.hh:281
gem5::RegisterManagerPolicy::allocateRegisters
virtual void allocateRegisters(Wavefront *w, int vectorDemand, int scalarDemand)=0
gem5::Wavefront
Definition: wavefront.hh:62
gem5::RegisterManagerPolicy
Register Manager Policy abstract class.
Definition: register_manager_policy.hh:55
gem5::ComputeUnit
Definition: compute_unit.hh:203
gem5::RegisterManagerPolicy::setParent
virtual void setParent(ComputeUnit *_cu)
Definition: register_manager_policy.hh:58
gem5::RegisterManagerPolicy::canAllocateVgprs
virtual bool canAllocateVgprs(int simdId, int nWfs, int demandPerWf)=0
gem5::RegisterManagerPolicy::cu
ComputeUnit * cu
Definition: register_manager_policy.hh:81
gem5::RegisterManagerPolicy::mapSgpr
virtual int mapSgpr(Wavefront *w, int sgprIndex)=0
gem5::RegisterManagerPolicy::exec
virtual void exec()=0
gem5::RegisterManagerPolicy::mapVgpr
virtual int mapVgpr(Wavefront *w, int vgprIndex)=0
gem5::RegisterManagerPolicy::canAllocateSgprs
virtual bool canAllocateSgprs(int simdId, int nWfs, int demandPerWf)=0
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40

Generated on Tue Sep 21 2021 12:25:25 for gem5 by doxygen 1.8.17