gem5  v21.2.1.1
register_manager_policy.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2016 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are met:
7  *
8  * 1. Redistributions of source code must retain the above copyright notice,
9  * this list of conditions and the following disclaimer.
10  *
11  * 2. Redistributions in binary form must reproduce the above copyright notice,
12  * this list of conditions and the following disclaimer in the documentation
13  * and/or other materials provided with the distribution.
14  *
15  * 3. Neither the name of the copyright holder nor the names of its
16  * contributors may be used to endorse or promote products derived from this
17  * software without specific prior written permission.
18  *
19  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
23  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29  * POSSIBILITY OF SUCH DAMAGE.
30  */
31 
32 #ifndef __REGISTER_MANAGER_POLICY_HH__
33 #define __REGISTER_MANAGER_POLICY_HH__
34 
35 #include <cstdint>
36 
37 namespace gem5
38 {
39 
40 class ComputeUnit;
41 class HSAQueueEntry;
42 class Wavefront;
43 
54 {
55  public:
56  virtual void setParent(ComputeUnit *_cu) { cu = _cu; }
57 
58  // Execute: called by RenameStage::execute()
59  virtual void exec() = 0;
60 
61  // provide virtual to physical register mapping
62  virtual int mapVgpr(Wavefront* w, int vgprIndex) = 0;
63  virtual int mapSgpr(Wavefront* w, int sgprIndex) = 0;
64 
65  // check if requested number of vector registers can be allocated
66  virtual bool canAllocateVgprs(int simdId, int nWfs, int demandPerWf) = 0;
67  // check if requested number of scalar registers can be allocated
68  // machine ISA only
69  virtual bool canAllocateSgprs(int simdId, int nWfs, int demandPerWf) = 0;
70 
71  // allocate vector registers and reserve from register pool
72  virtual void allocateRegisters(Wavefront *w, int vectorDemand,
73  int scalarDemand) = 0;
74 
75  // free all remaining registers held by specified WF
76  virtual void freeRegisters(Wavefront *w) = 0;
77 
78  protected:
80 };
81 
82 } // namespace gem5
83 
84 #endif // __REGISTER_MANAGER_POLICY_HH__
gem5::RegisterManagerPolicy::freeRegisters
virtual void freeRegisters(Wavefront *w)=0
gem5::MipsISA::w
Bitfield< 0 > w
Definition: pra_constants.hh:281
gem5::RegisterManagerPolicy::allocateRegisters
virtual void allocateRegisters(Wavefront *w, int vectorDemand, int scalarDemand)=0
gem5::Wavefront
Definition: wavefront.hh:60
gem5::RegisterManagerPolicy
Register Manager Policy abstract class.
Definition: register_manager_policy.hh:53
gem5::ComputeUnit
Definition: compute_unit.hh:201
gem5::RegisterManagerPolicy::setParent
virtual void setParent(ComputeUnit *_cu)
Definition: register_manager_policy.hh:56
gem5::RegisterManagerPolicy::canAllocateVgprs
virtual bool canAllocateVgprs(int simdId, int nWfs, int demandPerWf)=0
gem5::RegisterManagerPolicy::cu
ComputeUnit * cu
Definition: register_manager_policy.hh:79
gem5::RegisterManagerPolicy::mapSgpr
virtual int mapSgpr(Wavefront *w, int sgprIndex)=0
gem5::RegisterManagerPolicy::exec
virtual void exec()=0
gem5::RegisterManagerPolicy::mapVgpr
virtual int mapVgpr(Wavefront *w, int vgprIndex)=0
gem5::RegisterManagerPolicy::canAllocateSgprs
virtual bool canAllocateSgprs(int simdId, int nWfs, int demandPerWf)=0
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: tlb.cc:60

Generated on Wed May 4 2022 12:13:58 for gem5 by doxygen 1.8.17