gem5  v20.1.0.0
mshr.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012-2013, 2015-2019 ARM Limited
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2002-2005 The Regents of The University of Michigan
15  * Copyright (c) 2010 Advanced Micro Devices, Inc.
16  * All rights reserved.
17  *
18  * Redistribution and use in source and binary forms, with or without
19  * modification, are permitted provided that the following conditions are
20  * met: redistributions of source code must retain the above copyright
21  * notice, this list of conditions and the following disclaimer;
22  * redistributions in binary form must reproduce the above copyright
23  * notice, this list of conditions and the following disclaimer in the
24  * documentation and/or other materials provided with the distribution;
25  * neither the name of the copyright holders nor the names of its
26  * contributors may be used to endorse or promote products derived from
27  * this software without specific prior written permission.
28  *
29  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
32  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
33  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
34  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
35  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
36  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
37  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40  */
41 
47 #include "mem/cache/mshr.hh"
48 
49 #include <cassert>
50 #include <string>
51 
52 #include "base/logging.hh"
53 #include "base/trace.hh"
54 #include "base/types.hh"
55 #include "debug/Cache.hh"
56 #include "mem/cache/base.hh"
57 #include "mem/request.hh"
58 #include "sim/core.hh"
59 
60 MSHR::MSHR() : downstreamPending(false),
61  pendingModified(false),
62  postInvalidate(false), postDowngrade(false),
63  wasWholeLineWrite(false), isForward(false)
64 {
65 }
66 
68  : needsWritable(false), hasUpgrade(false), allocOnFill(false),
69  hasFromCache(false)
70 {}
71 
72 
73 void
75  bool alloc_on_fill)
76 {
77  if (source != Target::FromSnoop) {
78  if (pkt->needsWritable()) {
79  needsWritable = true;
80  }
81 
82  // StoreCondReq is effectively an upgrade if it's in an MSHR
83  // since it would have been failed already if we didn't have a
84  // read-only copy
85  if (pkt->isUpgrade() || pkt->cmd == MemCmd::StoreCondReq) {
86  hasUpgrade = true;
87  }
88 
89  // potentially re-evaluate whether we should allocate on a fill or
90  // not
91  allocOnFill = allocOnFill || alloc_on_fill;
92 
93  if (source != Target::FromPrefetcher) {
95 
96  updateWriteFlags(pkt);
97  }
98  }
99 }
100 
101 void
103 {
104  resetFlags();
105  for (auto& t: *this) {
106  updateFlags(t.pkt, t.source, t.allocOnFill);
107  }
108 }
109 
110 void
112 {
113  if (isWholeLineWrite()) {
114  // if we have already seen writes for the full block
115  // stop here, this might be a full line write followed
116  // by other compatible requests (e.g., reads)
117  return;
118  }
119 
120  if (canMergeWrites) {
121  if (!pkt->isWrite()) {
122  // We won't allow further merging if this hasn't
123  // been a write
124  canMergeWrites = false;
125  return;
126  }
127 
128  // Avoid merging requests with special flags (e.g.,
129  // strictly ordered)
130  const Request::FlagsType no_merge_flags =
134  const auto &req_flags = pkt->req->getFlags();
135  bool compat_write = !req_flags.isSet(no_merge_flags);
136 
137  // if this is the first write, it might be a whole
138  // line write and even if we can't merge any
139  // subsequent write requests, we still need to service
140  // it as a whole line write (e.g., SECURE whole line
141  // write)
142  bool first_write = empty();
143  if (first_write || compat_write) {
144  auto offset = pkt->getOffset(blkSize);
145  auto begin = writesBitmap.begin() + offset;
146  std::fill(begin, begin + pkt->getSize(), true);
147  }
148 
149  // We won't allow further merging if this has been a
150  // special write
151  canMergeWrites &= compat_write;
152  }
153 }
154 
155 inline void
157  Counter order, Target::Source source, bool markPending,
158  bool alloc_on_fill)
159 {
160  updateFlags(pkt, source, alloc_on_fill);
161  if (markPending) {
162  // Iterate over the SenderState stack and see if we find
163  // an MSHR entry. If we do, set the downstreamPending
164  // flag. Otherwise, do nothing.
165  MSHR *mshr = pkt->findNextSenderState<MSHR>();
166  if (mshr != nullptr) {
167  assert(!mshr->downstreamPending);
168  mshr->downstreamPending = true;
169  } else {
170  // No need to clear downstreamPending later
171  markPending = false;
172  }
173  }
174 
175  emplace_back(pkt, readyTime, order, source, markPending, alloc_on_fill);
176 }
177 
178 
179 static void
181 {
182  // remember if the current packet has data allocated
183  bool has_data = pkt->hasData() || pkt->hasRespData();
184 
185  if (pkt->cmd == MemCmd::UpgradeReq) {
186  pkt->cmd = MemCmd::ReadExReq;
187  DPRINTF(Cache, "Replacing UpgradeReq with ReadExReq\n");
188  } else if (pkt->cmd == MemCmd::SCUpgradeReq) {
190  DPRINTF(Cache, "Replacing SCUpgradeReq with SCUpgradeFailReq\n");
191  } else if (pkt->cmd == MemCmd::StoreCondReq) {
193  DPRINTF(Cache, "Replacing StoreCondReq with StoreCondFailReq\n");
194  }
195 
196  if (!has_data) {
197  // there is no sensible way of setting the data field if the
198  // new command actually would carry data
199  assert(!pkt->hasData());
200 
201  if (pkt->hasRespData()) {
202  // we went from a packet that had no data (neither request,
203  // nor response), to one that does, and therefore we need to
204  // actually allocate space for the data payload
205  pkt->allocate();
206  }
207  }
208 }
209 
210 
211 void
213 {
214  if (!hasUpgrade)
215  return;
216 
217  for (auto& t : *this) {
218  replaceUpgrade(t.pkt);
219  }
220 
221  hasUpgrade = false;
222 }
223 
224 
225 void
226 MSHR::TargetList::clearDownstreamPending(MSHR::TargetList::iterator begin,
227  MSHR::TargetList::iterator end)
228 {
229  for (auto t = begin; t != end; t++) {
230  if (t->markedPending) {
231  // Iterate over the SenderState stack and see if we find
232  // an MSHR entry. If we find one, clear the
233  // downstreamPending flag by calling
234  // clearDownstreamPending(). This recursively clears the
235  // downstreamPending flag in all caches this packet has
236  // passed through.
237  MSHR *mshr = t->pkt->findNextSenderState<MSHR>();
238  if (mshr != nullptr) {
239  mshr->clearDownstreamPending();
240  }
241  t->markedPending = false;
242  }
243  }
244 }
245 
246 void
248 {
249  clearDownstreamPending(begin(), end());
250 }
251 
252 
253 bool
255 {
256  for (auto& t : *this) {
257  if (pkt->trySatisfyFunctional(t.pkt)) {
258  return true;
259  }
260  }
261 
262  return false;
263 }
264 
265 
266 void
267 MSHR::TargetList::print(std::ostream &os, int verbosity,
268  const std::string &prefix) const
269 {
270  for (auto& t : *this) {
271  const char *s;
272  switch (t.source) {
273  case Target::FromCPU:
274  s = "FromCPU";
275  break;
276  case Target::FromSnoop:
277  s = "FromSnoop";
278  break;
280  s = "FromPrefetcher";
281  break;
282  default:
283  s = "";
284  break;
285  }
286  ccprintf(os, "%s%s: ", prefix, s);
287  t.pkt->print(os, verbosity, "");
288  ccprintf(os, "\n");
289  }
290 }
291 
292 
293 void
294 MSHR::allocate(Addr blk_addr, unsigned blk_size, PacketPtr target,
295  Tick when_ready, Counter _order, bool alloc_on_fill)
296 {
297  blkAddr = blk_addr;
298  blkSize = blk_size;
299  isSecure = target->isSecure();
300  readyTime = when_ready;
301  order = _order;
302  assert(target);
303  isForward = false;
304  wasWholeLineWrite = false;
305  _isUncacheable = target->req->isUncacheable();
306  inService = false;
307  downstreamPending = false;
308 
311 
312  // Don't know of a case where we would allocate a new MSHR for a
313  // snoop (mem-side request), so set source according to request here
314  Target::Source source = (target->cmd == MemCmd::HardPFReq) ?
316  targets.add(target, when_ready, _order, source, true, alloc_on_fill);
317 
318  // All targets must refer to the same block
319  assert(target->matchBlockAddr(targets.front().pkt, blkSize));
320 }
321 
322 
323 void
325 {
326  assert(downstreamPending);
327  downstreamPending = false;
328  // recursively clear flag on any MSHRs we will be forwarding
329  // responses to
331 }
332 
333 void
334 MSHR::markInService(bool pending_modified_resp)
335 {
336  assert(!inService);
337 
338  inService = true;
339  pendingModified = targets.needsWritable || pending_modified_resp;
340  postInvalidate = postDowngrade = false;
341 
342  if (!downstreamPending) {
343  // let upstream caches know that the request has made it to a
344  // level where it's going to get a response
346  }
347  // if the line is not considered a whole-line write when sent
348  // downstream, make sure it is also not considered a whole-line
349  // write when receiving the response, and vice versa
351 }
352 
353 
354 void
356 {
357  assert(targets.empty());
359  assert(deferredTargets.isReset());
360  inService = false;
361 }
362 
363 /*
364  * Adds a target to an MSHR
365  */
366 void
368  bool alloc_on_fill)
369 {
370  // assume we'd never issue a prefetch when we've got an
371  // outstanding miss
372  assert(pkt->cmd != MemCmd::HardPFReq);
373 
374  // if there's a request already in service for this MSHR, we will
375  // have to defer the new target until after the response if any of
376  // the following are true:
377  // - there are other targets already deferred
378  // - there's a pending invalidate to be applied after the response
379  // comes back (but before this target is processed)
380  // - the MSHR's first (and only) non-deferred target is a cache
381  // maintenance packet
382  // - the new target is a cache maintenance packet (this is probably
383  // overly conservative but certainly safe)
384  // - this target requires a writable block and either we're not
385  // getting a writable block back or we have already snooped
386  // another read request that will downgrade our writable block
387  // to non-writable (Shared or Owned)
388  PacketPtr tgt_pkt = targets.front().pkt;
389  if (pkt->req->isCacheMaintenance() ||
390  tgt_pkt->req->isCacheMaintenance() ||
391  !deferredTargets.empty() ||
392  (inService &&
393  (hasPostInvalidate() ||
394  (pkt->needsWritable() &&
395  (!isPendingModified() || hasPostDowngrade() || isForward))))) {
396  // need to put on deferred list
397  if (inService && hasPostInvalidate())
398  replaceUpgrade(pkt);
399  deferredTargets.add(pkt, whenReady, _order, Target::FromCPU, true,
400  alloc_on_fill);
401  } else {
402  // No request outstanding, or still OK to append to
403  // outstanding request: append to regular target list. Only
404  // mark pending if current request hasn't been issued yet
405  // (isn't in service).
406  targets.add(pkt, whenReady, _order, Target::FromCPU, !inService,
407  alloc_on_fill);
408  }
409 }
410 
411 bool
413 {
414  DPRINTF(Cache, "%s for %s\n", __func__, pkt->print());
415 
416  // when we snoop packets the needsWritable and isInvalidate flags
417  // should always be the same, however, this assumes that we never
418  // snoop writes as they are currently not marked as invalidations
419  panic_if((pkt->needsWritable() != pkt->isInvalidate()) &&
420  !pkt->req->isCacheMaintenance(),
421  "%s got snoop %s where needsWritable, "
422  "does not match isInvalidate", name(), pkt->print());
423 
424  if (!inService || (pkt->isExpressSnoop() && downstreamPending)) {
425  // Request has not been issued yet, or it's been issued
426  // locally but is buffered unissued at some downstream cache
427  // which is forwarding us this snoop. Either way, the packet
428  // we're snooping logically precedes this MSHR's request, so
429  // the snoop has no impact on the MSHR, but must be processed
430  // in the standard way by the cache. The only exception is
431  // that if we're an L2+ cache buffering an UpgradeReq from a
432  // higher-level cache, and the snoop is invalidating, then our
433  // buffered upgrades must be converted to read exclusives,
434  // since the upper-level cache no longer has a valid copy.
435  // That is, even though the upper-level cache got out on its
436  // local bus first, some other invalidating transaction
437  // reached the global bus before the upgrade did.
438  if (pkt->needsWritable() || pkt->req->isCacheInvalidate()) {
441  }
442 
443  return false;
444  }
445 
446  // From here on down, the request issued by this MSHR logically
447  // precedes the request we're snooping.
448  if (pkt->needsWritable() || pkt->req->isCacheInvalidate()) {
449  // snooped request still precedes the re-request we'll have to
450  // issue for deferred targets, if any...
452  }
453 
454  PacketPtr tgt_pkt = targets.front().pkt;
455  if (hasPostInvalidate() || tgt_pkt->req->isCacheInvalidate()) {
456  // a prior snoop has already appended an invalidation or a
457  // cache invalidation operation is in progress, so logically
458  // we don't have the block anymore; no need for further
459  // snooping.
460  return true;
461  }
462 
463  // Start by determining if we will eventually respond or not,
464  // matching the conditions checked in Cache::handleSnoop
465  const bool will_respond = isPendingModified() && pkt->needsResponse() &&
466  !pkt->isClean();
467  if (isPendingModified() || pkt->isInvalidate()) {
468  // We need to save and replay the packet in two cases:
469  // 1. We're awaiting a writable copy (Modified or Exclusive),
470  // so this MSHR is the orgering point, and we need to respond
471  // after we receive data.
472  // 2. It's an invalidation (e.g., UpgradeReq), and we need
473  // to forward the snoop up the hierarchy after the current
474  // transaction completes.
475 
476  // The packet we are snooping may be deleted by the time we
477  // actually process the target, and we consequently need to
478  // save a copy here. Clear flags and also allocate new data as
479  // the original packet data storage may have been deleted by
480  // the time we get to process this packet. In the cases where
481  // we are not responding after handling the snoop we also need
482  // to create a copy of the request to be on the safe side. In
483  // the latter case the cache is responsible for deleting both
484  // the packet and the request as part of handling the deferred
485  // snoop.
486  PacketPtr cp_pkt = will_respond ? new Packet(pkt, true, true) :
487  new Packet(std::make_shared<Request>(*pkt->req), pkt->cmd,
488  blkSize, pkt->id);
489 
490  if (will_respond) {
491  // we are the ordering point, and will consequently
492  // respond, and depending on whether the packet
493  // needsWritable or not we either pass a Shared line or a
494  // Modified line
495  pkt->setCacheResponding();
496 
497  // inform the cache hierarchy that this cache had the line
498  // in the Modified state, even if the response is passed
499  // as Shared (and thus non-writable)
501 
502  // in the case of an uncacheable request there is no need
503  // to set the responderHadWritable flag, but since the
504  // recipient does not care there is no harm in doing so
505  } else if (isPendingModified() && pkt->isClean()) {
506  // this cache doesn't respond to the clean request, a
507  // destination xbar will respond to this request, but to
508  // do so it needs to know if it should wait for the
509  // WriteCleanReq
510  pkt->setSatisfied();
511  }
512 
513  targets.add(cp_pkt, curTick(), _order, Target::FromSnoop,
515 
516  if (pkt->needsWritable() || pkt->isInvalidate()) {
517  // This transaction will take away our pending copy
518  postInvalidate = true;
519  }
520  }
521 
522  if (!pkt->needsWritable() && !pkt->req->isUncacheable()) {
523  // This transaction will get a read-shared copy, downgrading
524  // our copy if we had a writable one
525  postDowngrade = true;
526  // make sure that any downstream cache does not respond with a
527  // writable (and dirty) copy even if it has one, unless it was
528  // explicitly asked for one
529  pkt->setHasSharers();
530  }
531 
532  return will_respond;
533 }
534 
537 {
538  TargetList ready_targets;
539  ready_targets.init(blkAddr, blkSize);
540  // If the downstream MSHR got an invalidation request then we only
541  // service the first of the FromCPU targets and any other
542  // non-FromCPU target. This way the remaining FromCPU targets
543  // issue a new request and get a fresh copy of the block and we
544  // avoid memory consistency violations.
545  if (pkt->cmd == MemCmd::ReadRespWithInvalidate) {
546  auto it = targets.begin();
547  assert((it->source == Target::FromCPU) ||
548  (it->source == Target::FromPrefetcher));
549  ready_targets.push_back(*it);
550  it = targets.erase(it);
551  while (it != targets.end()) {
552  if (it->source == Target::FromCPU) {
553  it++;
554  } else {
555  assert(it->source == Target::FromSnoop);
556  ready_targets.push_back(*it);
557  it = targets.erase(it);
558  }
559  }
560  ready_targets.populateFlags();
561  } else {
562  std::swap(ready_targets, targets);
563  }
565 
566  return ready_targets;
567 }
568 
569 bool
571 {
572  if (targets.empty() && deferredTargets.empty()) {
573  // nothing to promote
574  return false;
575  }
576 
577  // the deferred targets can be generally promoted unless they
578  // contain a cache maintenance request
579 
580  // find the first target that is a cache maintenance request
581  auto it = std::find_if(deferredTargets.begin(), deferredTargets.end(),
582  [](MSHR::Target &t) {
583  return t.pkt->req->isCacheMaintenance();
584  });
585  if (it == deferredTargets.begin()) {
586  // if the first deferred target is a cache maintenance packet
587  // then we can promote provided the targets list is empty and
588  // we can service it on its own
589  if (targets.empty()) {
590  targets.splice(targets.end(), deferredTargets, it);
591  }
592  } else {
593  // if a cache maintenance operation exists, we promote all the
594  // deferred targets that precede it, or all deferred targets
595  // otherwise
596  targets.splice(targets.end(), deferredTargets,
597  deferredTargets.begin(), it);
598  }
599 
602  order = targets.front().order;
603  readyTime = std::max(curTick(), targets.front().readyTime);
604 
605  return true;
606 }
607 
608 void
609 MSHR::promoteIf(const std::function<bool (Target &)>& pred)
610 {
611  // if any of the deferred targets were upper-level cache
612  // requests marked downstreamPending, need to clear that
613  assert(!downstreamPending); // not pending here anymore
614 
615  // find the first target does not satisfy the condition
616  auto last_it = std::find_if_not(deferredTargets.begin(),
617  deferredTargets.end(),
618  pred);
619 
620  // for the prefix of the deferredTargets [begin(), last_it) clear
621  // the downstreamPending flag and move them to the target list
623  last_it);
624  targets.splice(targets.end(), deferredTargets,
625  deferredTargets.begin(), last_it);
626  // We need to update the flags for the target lists after the
627  // modifications
629 }
630 
631 void
633 {
634  if (!deferredTargets.empty() && !hasPostInvalidate()) {
635  // We got a non invalidating response, and we have the block
636  // but we have deferred targets which are waiting and they do
637  // not need writable. This can happen if the original request
638  // was for a cache clean operation and we had a copy of the
639  // block. Since we serviced the cache clean operation and we
640  // have the block, there's no need to defer the targets, so
641  // move them up to the regular target list.
642 
643  auto pred = [](Target &t) {
644  assert(t.source == Target::FromCPU);
645  return !t.pkt->req->isCacheInvalidate() &&
646  !t.pkt->needsWritable();
647  };
648  promoteIf(pred);
649  }
650 }
651 
652 void
654 {
655  PacketPtr def_tgt_pkt = deferredTargets.front().pkt;
658  !def_tgt_pkt->req->isCacheInvalidate()) {
659  // We got a writable response, but we have deferred targets
660  // which are waiting to request a writable copy (not because
661  // of a pending invalidate). This can happen if the original
662  // request was for a read-only block, but we got a writable
663  // response anyway. Since we got the writable copy there's no
664  // need to defer the targets, so move them up to the regular
665  // target list.
666  assert(!targets.needsWritable);
667  targets.needsWritable = true;
668 
669  auto pred = [](Target &t) {
670  assert(t.source == Target::FromCPU);
671  return !t.pkt->req->isCacheInvalidate();
672  };
673 
674  promoteIf(pred);
675  }
676 }
677 
678 
679 bool
681 {
682  // For printing, we treat the MSHR as a whole as single entity.
683  // For other requests, we iterate over the individual targets
684  // since that's where the actual data lies.
685  if (pkt->isPrint()) {
686  pkt->trySatisfyFunctional(this, blkAddr, isSecure, blkSize, nullptr);
687  return false;
688  } else {
689  return (targets.trySatisfyFunctional(pkt) ||
691  }
692 }
693 
694 bool
696 {
697  return cache.sendMSHRQueuePacket(this);
698 }
699 
700 void
701 MSHR::print(std::ostream &os, int verbosity, const std::string &prefix) const
702 {
703  ccprintf(os, "%s[%#llx:%#llx](%s) %s %s %s state: %s %s %s %s %s %s\n",
704  prefix, blkAddr, blkAddr + blkSize - 1,
705  isSecure ? "s" : "ns",
706  isForward ? "Forward" : "",
707  allocOnFill() ? "AllocOnFill" : "",
708  needsWritable() ? "Wrtbl" : "",
709  _isUncacheable ? "Unc" : "",
710  inService ? "InSvc" : "",
711  downstreamPending ? "DwnPend" : "",
712  postInvalidate ? "PostInv" : "",
713  postDowngrade ? "PostDowngr" : "",
714  hasFromCache() ? "HasFromCache" : "");
715 
716  if (!targets.empty()) {
717  ccprintf(os, "%s Targets:\n", prefix);
718  targets.print(os, verbosity, prefix + " ");
719  }
720  if (!deferredTargets.empty()) {
721  ccprintf(os, "%s Deferred Targets:\n", prefix);
722  deferredTargets.print(os, verbosity, prefix + " ");
723  }
724 }
725 
726 std::string
727 MSHR::print() const
728 {
729  std::ostringstream str;
730  print(str);
731  return str.str();
732 }
733 
734 bool
735 MSHR::matchBlockAddr(const Addr addr, const bool is_secure) const
736 {
737  assert(hasTargets());
738  return (blkAddr == addr) && (isSecure == is_secure);
739 }
740 
741 bool
743 {
744  assert(hasTargets());
745  return pkt->matchBlockAddr(blkAddr, isSecure, blkSize);
746 }
747 
748 bool
749 MSHR::conflictAddr(const QueueEntry* entry) const
750 {
751  assert(hasTargets());
752  return entry->matchBlockAddr(blkAddr, isSecure);
753 }
MSHR::Target::FromPrefetcher
@ FromPrefetcher
Definition: mshr.hh:130
MSHR::Target::FromCPU
@ FromCPU
Definition: mshr.hh:128
MSHR::TargetList::trySatisfyFunctional
bool trySatisfyFunctional(PacketPtr pkt)
Definition: mshr.cc:254
MSHR::deferredTargets
TargetList deferredTargets
Definition: mshr.hh:372
X86ISA::os
Bitfield< 17 > os
Definition: misc.hh:803
base.hh
MSHR::clearDownstreamPending
void clearDownstreamPending()
Definition: mshr.cc:324
QueueEntry::blkAddr
Addr blkAddr
Block aligned address.
Definition: queue_entry.hh:111
MSHR::matchBlockAddr
bool matchBlockAddr(const Addr addr, const bool is_secure) const override
Check if entry corresponds to the one being looked for.
Definition: mshr.cc:735
Request::FlagsType
uint64_t FlagsType
Definition: request.hh:90
MemCmd::HardPFReq
@ HardPFReq
Definition: packet.hh:94
Packet::setCacheResponding
void setCacheResponding()
Snoop flags.
Definition: packet.hh:613
Packet::isExpressSnoop
bool isExpressSnoop() const
Definition: packet.hh:662
MSHR::needsWritable
bool needsWritable() const
The pending* and post* flags are only valid if inService is true.
Definition: mshr.hh:311
mshr.hh
Packet::setResponderHadWritable
void setResponderHadWritable()
On responding to a snoop request (which only happens for Modified or Owned lines),...
Definition: packet.hh:673
Packet::hasRespData
bool hasRespData() const
Definition: packet.hh:577
MSHR::TargetList::updateFlags
void updateFlags(PacketPtr pkt, Target::Source source, bool alloc_on_fill)
Use the provided packet and the source to update the flags of this TargetList.
Definition: mshr.cc:74
QueueEntry::matchBlockAddr
virtual bool matchBlockAddr(const Addr addr, const bool is_secure) const =0
Check if entry corresponds to the one being looked for.
MSHR::TargetList::resetFlags
void resetFlags()
Definition: mshr.hh:202
Packet::setHasSharers
void setHasSharers()
On fills, the hasSharers flag is used by the caches in combination with the cacheResponding flag,...
Definition: packet.hh:645
MemCmd::UpgradeReq
@ UpgradeReq
Definition: packet.hh:98
MSHR::markInService
void markInService(bool pending_modified_resp)
Definition: mshr.cc:334
Packet::setSatisfied
void setSatisfied()
Set when a request hits in a cache and the cache is not going to respond.
Definition: packet.hh:709
Packet::fromCache
bool fromCache() const
Definition: packet.hh:574
MSHR::hasTargets
bool hasTargets() const
Returns true if there are targets left.
Definition: mshr.hh:443
Tick
uint64_t Tick
Tick count type.
Definition: types.hh:63
MSHR::TargetList::populateFlags
void populateFlags()
Goes through the list of targets and uses them to populate the flags of this TargetList.
Definition: mshr.cc:102
MSHR::conflictAddr
bool conflictAddr(const QueueEntry *entry) const override
Check if given entry's packets conflict with this' entries packets.
Definition: mshr.cc:749
Packet::needsWritable
bool needsWritable() const
Definition: packet.hh:561
Packet::isInvalidate
bool isInvalidate() const
Definition: packet.hh:571
MSHR::TargetList::replaceUpgrades
void replaceUpgrades()
Convert upgrades to the equivalent request if the cache line they refer to would have been invalid (U...
Definition: mshr.cc:212
MSHR::allocOnFill
bool allocOnFill() const
Definition: mshr.hh:332
Packet::req
RequestPtr req
A pointer to the original request.
Definition: packet.hh:340
Request::PRIVILEGED
@ PRIVILEGED
This request is made in privileged mode.
Definition: request.hh:126
MSHR::hasFromCache
bool hasFromCache() const
Determine if there are non-deferred requests from other caches.
Definition: mshr.hh:341
Packet::getSize
unsigned getSize() const
Definition: packet.hh:764
MSHR::print
std::string print() const
A no-args wrapper of print(std::ostream...) meant to be invoked from DPRINTFs avoiding string overhea...
Definition: mshr.cc:727
Request::MEM_SWAP_COND
@ MEM_SWAP_COND
Definition: request.hh:148
Packet::matchBlockAddr
bool matchBlockAddr(const Addr addr, const bool is_secure, const int blk_size) const
Check if packet corresponds to a given block-aligned address and address space.
Definition: packet.cc:410
MemCmd::ReadRespWithInvalidate
@ ReadRespWithInvalidate
Definition: packet.hh:84
replaceUpgrade
static void replaceUpgrade(PacketPtr pkt)
Definition: mshr.cc:180
MSHR::promoteWritable
void promoteWritable()
Promotes deferred targets that do not require writable.
Definition: mshr.cc:653
request.hh
MSHR::targets
TargetList targets
List of all requests that match the address.
Definition: mshr.hh:370
MSHR::extractServiceableTargets
TargetList extractServiceableTargets(PacketPtr pkt)
Extracts the subset of the targets that can be serviced given a received response.
Definition: mshr.cc:536
Packet::print
void print(std::ostream &o, int verbosity=0, const std::string &prefix="") const
Definition: packet.cc:389
Packet::isSecure
bool isSecure() const
Definition: packet.hh:783
MSHR::trySatisfyFunctional
bool trySatisfyFunctional(PacketPtr pkt)
Definition: mshr.cc:680
MSHR::TargetList::clearDownstreamPending
void clearDownstreamPending()
Definition: mshr.cc:247
MSHR::promoteIf
void promoteIf(const std::function< bool(Target &)> &pred)
Promotes deferred targets that satisfy a predicate.
Definition: mshr.cc:609
MSHR::isPendingModified
bool isPendingModified() const
Definition: mshr.hh:318
MSHR::postInvalidate
bool postInvalidate
Did we snoop an invalidate while waiting for data?
Definition: mshr.hh:111
Counter
int64_t Counter
Statistics counter type.
Definition: types.hh:58
Request::STRICT_ORDER
@ STRICT_ORDER
The request is required to be strictly ordered by CPU models and is non-speculative.
Definition: request.hh:124
QueueEntry::isSecure
bool isSecure
True if the entry targets the secure memory space.
Definition: queue_entry.hh:117
MSHR::promoteDeferredTargets
bool promoteDeferredTargets()
Definition: mshr.cc:570
Request::SECURE
@ SECURE
The request targets the secure memory space.
Definition: request.hh:173
MemCmd::SCUpgradeFailReq
@ SCUpgradeFailReq
Definition: packet.hh:101
DPRINTF
#define DPRINTF(x,...)
Definition: trace.hh:234
MSHR::handleSnoop
bool handleSnoop(PacketPtr target, Counter order)
Definition: mshr.cc:412
QueueEntry::blkSize
unsigned blkSize
Block size of the cache.
Definition: queue_entry.hh:114
MSHR::TargetList::add
void add(PacketPtr pkt, Tick readyTime, Counter order, Target::Source source, bool markPending, bool alloc_on_fill)
Add the specified packet in the TargetList.
Definition: mshr.cc:156
Packet::needsResponse
bool needsResponse() const
Definition: packet.hh:570
MSHR::TargetList::updateWriteFlags
void updateWriteFlags(PacketPtr pkt)
Add the specified packet in the TargetList.
Definition: mshr.cc:111
Packet::findNextSenderState
T * findNextSenderState() const
Go through the sender state stack and return the first instance that is of type T (as determined by a...
Definition: packet.hh:538
MSHR::postDowngrade
bool postDowngrade
Did we snoop a read while waiting for data?
Definition: mshr.hh:114
Request::MEM_SWAP
@ MEM_SWAP
This request is for a memory swap.
Definition: request.hh:147
Packet::getOffset
Addr getOffset(unsigned int blk_size) const
Definition: packet.hh:773
BaseCache::sendMSHRQueuePacket
virtual bool sendMSHRQueuePacket(MSHR *mshr)
Take an MSHR, turn it into a suitable downstream packet, and send it out.
Definition: base.cc:1657
Packet::isUpgrade
bool isUpgrade() const
Definition: packet.hh:558
Request::UNCACHEABLE
@ UNCACHEABLE
The request is to an uncacheable address.
Definition: request.hh:114
MSHR::TargetList
Definition: mshr.hh:162
BaseCache
A basic cache interface.
Definition: base.hh:89
MSHR::TargetList::init
void init(Addr blk_addr, Addr blk_size)
Reset state.
Definition: mshr.hh:194
Packet::id
const PacketId id
Definition: packet.hh:337
core.hh
ProbePoints::Packet
ProbePointArg< PacketInfo > Packet
Packet probe point.
Definition: mem.hh:103
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
QueueEntry::readyTime
Tick readyTime
Tick when ready to issue.
Definition: queue_entry.hh:70
MSHR::Target::Source
Source
Definition: mshr.hh:127
name
const std::string & name()
Definition: trace.cc:50
QueueEntry::order
Counter order
Order number assigned to disambiguate writes and misses.
Definition: queue_entry.hh:108
QueueEntry::_isUncacheable
bool _isUncacheable
True if the entry is uncacheable.
Definition: queue_entry.hh:73
MemCmd::SCUpgradeReq
@ SCUpgradeReq
Definition: packet.hh:99
Packet::hasData
bool hasData() const
Definition: packet.hh:576
MSHR::TargetList::needsWritable
bool needsWritable
Definition: mshr.hh:165
MipsISA::fill
fill
Definition: pra_constants.hh:54
Packet::cmd
MemCmd cmd
The command field of the packet.
Definition: packet.hh:335
MSHR::downstreamPending
bool downstreamPending
Flag set by downstream caches.
Definition: mshr.hh:82
MSHR::TargetList::TargetList
TargetList()
Definition: mshr.cc:67
MSHR::wasWholeLineWrite
bool wasWholeLineWrite
Track if we sent this as a whole line write or not.
Definition: mshr.hh:119
QueueEntry::inService
bool inService
True if the entry has been sent downstream.
Definition: queue_entry.hh:105
MSHR::allocateTarget
void allocateTarget(PacketPtr target, Tick when, Counter order, bool alloc_on_fill)
Add a request to the list of targets.
Definition: mshr.cc:367
panic_if
#define panic_if(cond,...)
Conditional panic macro that checks the supplied condition and only panics if the condition is true a...
Definition: logging.hh:197
MSHR::Target::FromSnoop
@ FromSnoop
Definition: mshr.hh:129
MSHR::hasPostDowngrade
bool hasPostDowngrade() const
Definition: mshr.hh:326
MSHR::sendPacket
bool sendPacket(BaseCache &cache) override
Send this queue entry as a downstream packet, with the exact behaviour depending on the specific entr...
Definition: mshr.cc:695
MSHR::deallocate
void deallocate()
Mark this MSHR as free.
Definition: mshr.cc:355
MSHR::TargetList::print
void print(std::ostream &os, int verbosity, const std::string &prefix) const
Definition: mshr.cc:267
types.hh
ArmISA::t
Bitfield< 5 > t
Definition: miscregs_types.hh:67
Packet::isClean
bool isClean() const
Definition: packet.hh:573
Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:257
addr
ip6_addr_t addr
Definition: inet.hh:423
ccprintf
void ccprintf(cp::Print &print)
Definition: cprintf.hh:127
logging.hh
Packet::isWrite
bool isWrite() const
Definition: packet.hh:557
QueueEntry
A queue entry base class, to be used by both the MSHRs and write-queue entries.
Definition: queue_entry.hh:58
MSHR::hasPostInvalidate
bool hasPostInvalidate() const
Definition: mshr.hh:322
trace.hh
Packet::isPrint
bool isPrint() const
Definition: packet.hh:584
MSHR::isWholeLineWrite
bool isWholeLineWrite() const
Check if this MSHR contains only compatible writes, and if they span the entire cache line.
Definition: mshr.hh:382
MSHR::isForward
bool isForward
True if the entry is just a simple forward from an upper level.
Definition: mshr.hh:122
Packet::allocate
void allocate()
Allocate memory for the packet.
Definition: packet.hh:1299
ArmISA::s
Bitfield< 4 > s
Definition: miscregs_types.hh:556
MemCmd::ReadExReq
@ ReadExReq
Definition: packet.hh:103
Request::LLSC
@ LLSC
The request is a Load locked/store conditional.
Definition: request.hh:145
Cache
A coherent cache that can be arranged in flexible topologies.
Definition: cache.hh:63
MSHR::allocate
void allocate(Addr blk_addr, unsigned blk_size, PacketPtr pkt, Tick when_ready, Counter _order, bool alloc_on_fill)
Allocate a miss to this MSHR.
Definition: mshr.cc:294
Packet::trySatisfyFunctional
bool trySatisfyFunctional(PacketPtr other)
Check a functional request against a memory value stored in another packet (i.e.
Definition: packet.hh:1331
MSHR::promoteReadable
void promoteReadable()
Promotes deferred targets that do not require writable.
Definition: mshr.cc:632
MSHR::pendingModified
bool pendingModified
Here we use one flag to track both if:
Definition: mshr.hh:108
MemCmd::StoreCondReq
@ StoreCondReq
Definition: packet.hh:108
MSHR::MSHR
MSHR()
A simple constructor.
Definition: mshr.cc:60
MSHR::TargetList::isReset
bool isReset() const
Tests if the flags of this TargetList have their default values.
Definition: mshr.hh:235
MemCmd::StoreCondFailReq
@ StoreCondFailReq
Definition: packet.hh:109
MSHR
Miss Status and handling Register.
Definition: mshr.hh:69
curTick
Tick curTick()
The current simulated tick.
Definition: core.hh:45
ArmISA::offset
Bitfield< 23, 0 > offset
Definition: types.hh:153
MSHR::Target
Definition: mshr.hh:124

Generated on Wed Sep 30 2020 14:02:12 for gem5 by doxygen 1.8.17