gem5  v20.1.0.0
timer_sp804.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2010 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #include "dev/arm/timer_sp804.hh"
39 
40 #include "base/intmath.hh"
41 #include "base/trace.hh"
42 #include "debug/Checkpoint.hh"
43 #include "debug/Timer.hh"
44 #include "dev/arm/base_gic.hh"
45 #include "mem/packet.hh"
46 #include "mem/packet_access.hh"
47 
49  : AmbaPioDevice(p, 0x1000),
50  timer0(name() + ".timer0", this, p->int0->get(), p->clock0),
51  timer1(name() + ".timer1", this, p->int1->get(), p->clock1)
52 {
53 }
54 
55 Sp804::Timer::Timer(std::string __name, Sp804 *_parent,
56  ArmInterruptPin *_interrupt, Tick _clock)
57  : _name(__name), parent(_parent), interrupt(_interrupt),
58  clock(_clock), control(0x20),
59  rawInt(false), pendingInt(false), loadValue(0xffffffff),
60  zeroEvent([this]{ counterAtZero(); }, name())
61 {
62 }
63 
64 
65 Tick
67 {
68  assert(pkt->getAddr() >= pioAddr && pkt->getAddr() < pioAddr + pioSize);
69  assert(pkt->getSize() == 4);
70  Addr daddr = pkt->getAddr() - pioAddr;
71  DPRINTF(Timer, "Reading from DualTimer at offset: %#x\n", daddr);
72 
73  if (daddr < Timer::Size)
74  timer0.read(pkt, daddr);
75  else if ((daddr - Timer::Size) < Timer::Size)
76  timer1.read(pkt, daddr - Timer::Size);
77  else if (!readId(pkt, ambaId, pioAddr))
78  panic("Tried to read SP804 at offset %#x that doesn't exist\n", daddr);
79  pkt->makeAtomicResponse();
80  return pioDelay;
81 }
82 
83 
84 void
86 {
87  switch(daddr) {
88  case LoadReg:
89  pkt->setLE<uint32_t>(loadValue);
90  break;
91  case CurrentReg:
92  DPRINTF(Timer, "Event schedule for %d, clock=%d, prescale=%d\n",
93  zeroEvent.when(), clock, control.timerPrescale);
94  Tick time;
95  time = zeroEvent.when() - curTick();
96  time = time / clock / power(16, control.timerPrescale);
97  DPRINTF(Timer, "-- returning counter at %d\n", time);
98  pkt->setLE<uint32_t>(time);
99  break;
100  case ControlReg:
101  pkt->setLE<uint32_t>(control);
102  break;
103  case RawISR:
104  pkt->setLE<uint32_t>(rawInt);
105  break;
106  case MaskedISR:
107  pkt->setLE<uint32_t>(pendingInt);
108  break;
109  case BGLoad:
110  pkt->setLE<uint32_t>(loadValue);
111  break;
112  default:
113  panic("Tried to read SP804 timer at offset %#x\n", daddr);
114  break;
115  }
116  DPRINTF(Timer, "Reading %#x from Timer at offset: %#x\n",
117  pkt->getLE<uint32_t>(), daddr);
118 }
119 
120 Tick
122 {
123  assert(pkt->getAddr() >= pioAddr && pkt->getAddr() < pioAddr + pioSize);
124  assert(pkt->getSize() == 4);
125  Addr daddr = pkt->getAddr() - pioAddr;
126  DPRINTF(Timer, "Writing to DualTimer at offset: %#x\n", daddr);
127 
128  if (daddr < Timer::Size)
129  timer0.write(pkt, daddr);
130  else if ((daddr - Timer::Size) < Timer::Size)
131  timer1.write(pkt, daddr - Timer::Size);
132  else if (!readId(pkt, ambaId, pioAddr))
133  panic("Tried to write SP804 at offset %#x that doesn't exist\n", daddr);
134  pkt->makeAtomicResponse();
135  return pioDelay;
136 }
137 
138 void
140 {
141  DPRINTF(Timer, "Writing %#x to Timer at offset: %#x\n",
142  pkt->getLE<uint32_t>(), daddr);
143  switch (daddr) {
144  case LoadReg:
145  loadValue = pkt->getLE<uint32_t>();
146  restartCounter(loadValue);
147  break;
148  case CurrentReg:
149  // Spec says this value can't be written, but linux writes it anyway
150  break;
151  case ControlReg:
152  bool old_enable;
153  old_enable = control.timerEnable;
154  control = pkt->getLE<uint32_t>();
155  if ((old_enable == 0) && control.timerEnable)
156  restartCounter(loadValue);
157  break;
158  case IntClear:
159  rawInt = false;
160  if (pendingInt) {
161  pendingInt = false;
162  DPRINTF(Timer, "Clearing interrupt\n");
163  interrupt->clear();
164  }
165  break;
166  case BGLoad:
167  loadValue = pkt->getLE<uint32_t>();
168  break;
169  default:
170  panic("Tried to write SP804 timer at offset %#x\n", daddr);
171  break;
172  }
173 }
174 
175 void
177 {
178  DPRINTF(Timer, "Resetting counter with value %#x\n", val);
179  if (!control.timerEnable)
180  return;
181 
182  Tick time = clock * power(16, control.timerPrescale);
183  if (control.timerSize)
184  time *= val;
185  else
186  time *= bits(val,15,0);
187 
188  if (zeroEvent.scheduled()) {
189  DPRINTF(Timer, "-- Event was already schedule, de-scheduling\n");
190  parent->deschedule(zeroEvent);
191  }
192  parent->schedule(zeroEvent, curTick() + time);
193  DPRINTF(Timer, "-- Scheduling new event for: %d\n", curTick() + time);
194 }
195 
196 void
198 {
199  if (!control.timerEnable)
200  return;
201 
202  DPRINTF(Timer, "Counter reached zero\n");
203 
204  rawInt = true;
205  bool old_pending = pendingInt;
206  if (control.intEnable)
207  pendingInt = true;
208  if (pendingInt && !old_pending) {
209  DPRINTF(Timer, "-- Causing interrupt\n");
210  interrupt->raise();
211  }
212 
213  if (control.oneShot)
214  return;
215 
216  // Free-running
217  if (control.timerMode == 0)
218  restartCounter(0xffffffff);
219  else
220  restartCounter(loadValue);
221 }
222 
223 void
225 {
226  DPRINTF(Checkpoint, "Serializing Arm Sp804\n");
227 
228  uint32_t control_serial = control;
229  SERIALIZE_SCALAR(control_serial);
230 
231  SERIALIZE_SCALAR(rawInt);
232  SERIALIZE_SCALAR(pendingInt);
233  SERIALIZE_SCALAR(loadValue);
234 
235  bool is_in_event = zeroEvent.scheduled();
236  SERIALIZE_SCALAR(is_in_event);
237 
238  Tick event_time;
239  if (is_in_event){
240  event_time = zeroEvent.when();
241  SERIALIZE_SCALAR(event_time);
242  }
243 }
244 
245 void
247 {
248  DPRINTF(Checkpoint, "Unserializing Arm Sp804\n");
249 
250  uint32_t control_serial;
251  UNSERIALIZE_SCALAR(control_serial);
252  control = control_serial;
253 
254  UNSERIALIZE_SCALAR(rawInt);
255  UNSERIALIZE_SCALAR(pendingInt);
256  UNSERIALIZE_SCALAR(loadValue);
257 
258  bool is_in_event;
259  UNSERIALIZE_SCALAR(is_in_event);
260 
261  Tick event_time;
262  if (is_in_event){
263  UNSERIALIZE_SCALAR(event_time);
264  parent->schedule(zeroEvent, event_time);
265  }
266 }
267 
268 
269 
270 void
272 {
273  timer0.serializeSection(cp, "timer0");
274  timer1.serializeSection(cp, "timer1");
275 }
276 
277 void
279 {
280  timer0.unserializeSection(cp, "timer0");
281  timer1.unserializeSection(cp, "timer1");
282 }
283 
284 Sp804 *
285 Sp804Params::create()
286 {
287  return new Sp804(this);
288 }
Sp804::Timer::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: timer_sp804.cc:224
Packet::makeAtomicResponse
void makeAtomicResponse()
Definition: packet.hh:1016
Sp804::Timer::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: timer_sp804.cc:246
BasicPioDevice::pioAddr
Addr pioAddr
Address that the device listens to.
Definition: io_device.hh:154
Serializable::unserializeSection
void unserializeSection(CheckpointIn &cp, const char *name)
Unserialize an a child object.
Definition: serialize.cc:178
Sp804::Timer::read
void read(PacketPtr pkt, Addr daddr)
Handle read for a single timer.
Definition: timer_sp804.cc:85
UNSERIALIZE_SCALAR
#define UNSERIALIZE_SCALAR(scalar)
Definition: serialize.hh:797
Packet::getAddr
Addr getAddr() const
Definition: packet.hh:754
Sp804::Timer::timerPrescale
Bitfield< 3, 2 > timerPrescale
Definition: timer_sp804.hh:71
Sp804
Definition: timer_sp804.hh:50
int1
bool int1
Definition: common.h:43
AmbaPioDevice::ambaId
uint64_t ambaId
Definition: amba_device.hh:79
Sp804::timer0
Timer timer0
Timers that do the actual work.
Definition: timer_sp804.hh:128
base_gic.hh
Tick
uint64_t Tick
Tick count type.
Definition: types.hh:63
Packet::getSize
unsigned getSize() const
Definition: packet.hh:764
Sp804::serialize
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: timer_sp804.cc:271
Serializable::serializeSection
void serializeSection(CheckpointOut &cp, const char *name) const
Serialize an object into a new section.
Definition: serialize.cc:171
packet.hh
Sp804::Timer::write
void write(PacketPtr pkt, Addr daddr)
Handle write for a single timer.
Definition: timer_sp804.cc:139
Sp804::Timer::Size
@ Size
Definition: timer_sp804.hh:65
Sp804::Timer::restartCounter
void restartCounter(uint32_t val)
Restart the counter ticking at val.
Definition: timer_sp804.cc:176
cp
Definition: cprintf.cc:40
Sp804::unserialize
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: timer_sp804.cc:278
DPRINTF
#define DPRINTF(x,...)
Definition: trace.hh:234
Sp804::Sp804
Sp804(Params *p)
The constructor for RealView just registers itself with the MMU.
Definition: timer_sp804.cc:48
AmbaDevice::readId
bool readId(PacketPtr pkt, uint64_t amba_id, Addr pio_addr)
Definition: amba_device.cc:72
BasicPioDevice::pioSize
Addr pioSize
Size that the device's address range.
Definition: io_device.hh:157
AmbaPioDevice
Definition: amba_device.hh:76
X86ISA::val
Bitfield< 63 > val
Definition: misc.hh:769
Sp804::write
Tick write(PacketPtr pkt) override
All writes are simply ignored.
Definition: timer_sp804.cc:121
Sp804::Timer
Definition: timer_sp804.hh:53
Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
name
const std::string & name()
Definition: trace.cc:50
SERIALIZE_SCALAR
#define SERIALIZE_SCALAR(scalar)
Definition: serialize.hh:790
packet_access.hh
Sp804::Timer::Timer
Timer(std::string __name, Sp804 *parent, ArmInterruptPin *_interrupt, Tick clock)
Definition: timer_sp804.cc:55
SimObject::name
virtual const std::string name() const
Definition: sim_object.hh:133
Sp804::Timer::counterAtZero
void counterAtZero()
Called when the counter reaches 0.
Definition: timer_sp804.cc:197
Packet::getLE
T getLE() const
Get the data in the packet byte swapped from little endian to host endian.
Definition: packet_access.hh:75
AmbaPioDevice::Params
AmbaPioDeviceParams Params
Definition: amba_device.hh:82
timer_sp804.hh
Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:257
ArmInterruptPin
Generic representation of an Arm interrupt pin.
Definition: base_gic.hh:176
BasicPioDevice::pioDelay
Tick pioDelay
Delay that the device experinces on an access.
Definition: io_device.hh:160
Packet::setLE
void setLE(T v)
Set the value in the data pointer to v as little endian.
Definition: packet_access.hh:105
Sp804::read
Tick read(PacketPtr pkt) override
Handle a read to the device.
Definition: timer_sp804.cc:66
CheckpointOut
std::ostream CheckpointOut
Definition: serialize.hh:63
trace.hh
MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:323
intmath.hh
power
uint64_t power(uint32_t n, uint32_t e)
Definition: intmath.hh:43
CheckpointIn
Definition: serialize.hh:67
Sp804::timer1
Timer timer1
Definition: timer_sp804.hh:129
panic
#define panic(...)
This implements a cprintf based panic() function.
Definition: logging.hh:171
curTick
Tick curTick()
The current simulated tick.
Definition: core.hh:45
bits
T bits(T val, int first, int last)
Extract the bitfield from position 'first' to 'last' (inclusive) from 'val' and right justify it.
Definition: bitfield.hh:75

Generated on Wed Sep 30 2020 14:02:10 for gem5 by doxygen 1.8.17