gem5 v24.1.0.1
Loading...
Searching...
No Matches
ALUFreeListArray.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2023 The University of Wisconsin
3 *
4 * All rights reserved.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are
8 * met: redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer;
10 * redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution;
13 * neither the name of the copyright holders nor the names of its
14 * contributors may be used to endorse or promote products derived from
15 * this software without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 */
29
30#ifndef __MEM_RUBY_STRUCTURES_ALUFREELISTARRAY_HH__
31#define __MEM_RUBY_STRUCTURES_ALUFREELISTARRAY_HH__
32
33#include <deque>
34
35#include "base/intmath.hh"
37#include "sim/cur_tick.hh"
38
39namespace gem5
40{
41
42namespace ruby
43{
44
46{
47 private:
48 unsigned int numALUs;
51
53 {
54 public:
55 AccessRecord(Addr line_addr, Tick start_tick) {
56 this->lineAddr = line_addr;
57 this->startTick = start_tick;
58 }
59
62 };
63
64 // Queue of accesses from past accessLatency cycles
66
68
69 public:
70 ALUFreeListArray(unsigned int num_ALUs, Cycles access_clocks);
71
72 bool tryAccess(Addr addr);
73
74 void reserve(Addr addr);
75
76 Tick
77 getLatency() const
78 {
79 assert(accessLatency > 0);
80 return accessLatency;
81 }
82
83 void
84 setClockPeriod(Tick clockPeriod)
85 {
86 accessLatency = accessClocks * clockPeriod;
87 }
88
89 void
90 setBlockSize(int block_size)
91 {
92 m_block_size_bits = floorLog2(block_size);
93 }
94};
95
96} // namespace ruby
97} // namespace gem5
98
99#endif
Cycles is a wrapper class for representing cycle counts, i.e.
Definition types.hh:79
AccessRecord(Addr line_addr, Tick start_tick)
void setBlockSize(int block_size)
std::deque< AccessRecord > accessQueue
void setClockPeriod(Tick clockPeriod)
STL deque class.
Definition stl.hh:44
static constexpr std::enable_if_t< std::is_integral_v< T >, int > floorLog2(T x)
Definition intmath.hh:59
Bitfield< 3 > addr
Definition types.hh:84
Copyright (c) 2024 Arm Limited All rights reserved.
Definition binary32.hh:36
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition types.hh:147
uint64_t Tick
Tick count type.
Definition types.hh:58

Generated on Mon Jan 13 2025 04:28:40 for gem5 by doxygen 1.9.8