gem5  v22.1.0.0
abstract_nvm.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2013-2015 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __DEV_ARM_ABSTRACT_NVM_HH__
39 #define __DEV_ARM_ABSTRACT_NVM_HH__
40 
41 #include "base/callback.hh"
42 #include "params/AbstractNVM.hh"
43 #include "sim/sim_object.hh"
44 
45 namespace gem5
46 {
47 
56 class AbstractNVM : public SimObject
57 {
58 
59  public:
60  AbstractNVM(const AbstractNVMParams &p): SimObject(p) {};
61  virtual ~AbstractNVM() {};
62 
84  virtual void initializeMemory(uint64_t disk_size, uint32_t sector_size) =
85  0;
86 
104  virtual void readMemory(uint64_t address, uint32_t amount,
105  const std::function<void()> &event) = 0;
106  virtual void writeMemory(uint64_t address, uint32_t amount,
107  const std::function<void()> &event) = 0;
108 };
109 
110 } // namespace gem5
111 
112 #endif //__DEV_ARM_ABSTRACT_NVM_HH__
This is an interface between the disk interface (which will handle the disk data transactions) and th...
Definition: abstract_nvm.hh:57
virtual void writeMemory(uint64_t address, uint32_t amount, const std::function< void()> &event)=0
AbstractNVM(const AbstractNVMParams &p)
Definition: abstract_nvm.hh:60
virtual ~AbstractNVM()
Definition: abstract_nvm.hh:61
virtual void readMemory(uint64_t address, uint32_t amount, const std::function< void()> &event)=0
Access functions Access function to simulate a read/write access to the memory.
virtual void initializeMemory(uint64_t disk_size, uint32_t sector_size)=0
Initialize Memory.
Abstract superclass for simulation objects.
Definition: sim_object.hh:148
Bitfield< 10, 5 > event
int amount
Definition: qarma.hh:70
Bitfield< 54 > p
Definition: pagetable.hh:70
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....

Generated on Wed Dec 21 2022 10:22:32 for gem5 by doxygen 1.9.1