gem5 v24.0.0.0
Loading...
Searching...
No Matches
remote_gdb.hh
Go to the documentation of this file.
1/*
2 * Copyright 2015 LabWare
3 * Copyright 2014 Google, Inc.
4 * Copyright (c) 2013, 2016, 2018-2019 ARM Limited
5 * All rights reserved
6 *
7 * The license below extends only to copyright in the software and shall
8 * not be construed as granting a license to any other intellectual
9 * property including but not limited to intellectual property relating
10 * to a hardware implementation of the functionality of the software
11 * licensed hereunder. You may use the software subject to the license
12 * terms below provided that you ensure that this notice is replicated
13 * unmodified and in its entirety in all distributions of the software,
14 * modified or unmodified, in source code or in binary form.
15 *
16 * Copyright (c) 2002-2005 The Regents of The University of Michigan
17 * Copyright (c) 2007-2008 The Florida State University
18 * All rights reserved.
19 *
20 * Redistribution and use in source and binary forms, with or without
21 * modification, are permitted provided that the following conditions are
22 * met: redistributions of source code must retain the above copyright
23 * notice, this list of conditions and the following disclaimer;
24 * redistributions in binary form must reproduce the above copyright
25 * notice, this list of conditions and the following disclaimer in the
26 * documentation and/or other materials provided with the distribution;
27 * neither the name of the copyright holders nor the names of its
28 * contributors may be used to endorse or promote products derived from
29 * this software without specific prior written permission.
30 *
31 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
32 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
33 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
34 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
35 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
36 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
37 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
38 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
39 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
40 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
41 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
42 */
43
44#ifndef __ARCH_ARM_REMOTE_GDB_HH__
45#define __ARCH_ARM_REMOTE_GDB_HH__
46
47#include <algorithm>
48
49#include "arch/arm/regs/vec.hh"
50#include "arch/arm/utility.hh"
51#include "base/compiler.hh"
52#include "base/remote_gdb.hh"
53
54namespace gem5
55{
56
57class System;
58class ThreadContext;
59
60namespace ArmISA
61{
62
64{
65 protected:
66 bool acc(Addr addr, size_t len) override;
67
69 {
71 protected:
73 {
74 uint32_t gpr[16];
75 uint32_t cpsr;
76 uint64_t fpr[32];
77 uint32_t fpscr;
78 } r;
79 public:
80 char *data() const override { return (char *)&r; }
81 size_t size() const override { return sizeof(r); }
82 void getRegs(ThreadContext*) override;
83 void setRegs(ThreadContext*) const override;
84 const std::string
85 name() const override
86 {
87 return gdb->name() + ".AArch32GdbRegCache";
88 }
89 };
90
92 {
94 protected:
96 {
97 uint64_t x[31];
98 uint64_t spx;
99 uint64_t pc;
100 uint32_t cpsr;
102 uint32_t fpsr;
103 uint32_t fpcr;
104 } r;
105 public:
106 char *data() const override { return (char *)&r; }
107 size_t size() const override { return sizeof(r); }
108 void getRegs(ThreadContext*) override;
109 void setRegs(ThreadContext*) const override;
110 const std::string
111 name() const override
112 {
113 return gdb->name() + ".AArch64GdbRegCache";
114 }
115 };
116
119
120 public:
121 RemoteGDB(System *_system, ListenSocketConfig _listen_config);
122 BaseGdbRegCache *gdbRegs() override;
123 bool checkBpKind(size_t kind) override;
125 availableFeatures() const override
126 {
127 return {"qXfer:features:read+"};
128 };
129 bool getXferFeaturesRead(const std::string &annex,
130 std::string &output) override;
131};
132
133} // namespace ArmISA
134} // namespace gem5
135
136#endif /* __ARCH_ARM_REMOTE_GDB_H__ */
char * data() const override
Return the pointer to the raw bytes buffer containing the register values.
Definition remote_gdb.hh:80
size_t size() const override
Return the size of the raw buffer, in bytes (i.e., half of the number of digits in the g/G packet).
Definition remote_gdb.hh:81
struct gem5::ArmISA::RemoteGDB::AArch32GdbRegCache::GEM5_PACKED r
void setRegs(ThreadContext *) const override
Set the ThreadContext's registers from the values in the raw buffer.
void getRegs(ThreadContext *) override
Fill the raw buffer from the registers in the ThreadContext.
const std::string name() const override
Return the name to use in places like DPRINTF.
Definition remote_gdb.hh:85
const std::string name() const override
Return the name to use in places like DPRINTF.
void setRegs(ThreadContext *) const override
Set the ThreadContext's registers from the values in the raw buffer.
size_t size() const override
Return the size of the raw buffer, in bytes (i.e., half of the number of digits in the g/G packet).
struct gem5::ArmISA::RemoteGDB::AArch64GdbRegCache::GEM5_PACKED r
char * data() const override
Return the pointer to the raw bytes buffer containing the register values.
void getRegs(ThreadContext *) override
Fill the raw buffer from the registers in the ThreadContext.
bool checkBpKind(size_t kind) override
bool acc(Addr addr, size_t len) override
BaseGdbRegCache * gdbRegs() override
bool getXferFeaturesRead(const std::string &annex, std::string &output) override
Get an XML target description.
AArch64GdbRegCache regCache64
AArch32GdbRegCache regCache32
std::vector< std::string > availableFeatures() const override
RemoteGDB(System *_system, ListenSocketConfig _listen_config)
Concrete subclasses of this abstract class represent how the register values are transmitted on the w...
Definition remote_gdb.hh:86
BaseRemoteGDB * gdb
ThreadContext is the external interface to all thread state for anything outside of the CPU.
STL vector class.
Definition stl.hh:37
BaseGdbRegCache(BaseRemoteGDB *g)
std::string name()
const int NumVecV8ArchRegs
Definition vec.hh:80
Bitfield< 18, 16 > len
constexpr unsigned NumVecElemPerNeonVecReg
Definition vec.hh:59
uint32_t VecElem
Definition vec.hh:63
Bitfield< 3 > addr
Definition types.hh:84
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition types.hh:147
static void output(const char *filename)
Definition debug.cc:60
VecElem v[NumVecV8ArchRegs *NumVecElemPerNeonVecReg]

Generated on Tue Jun 18 2024 16:23:59 for gem5 by doxygen 1.11.0