gem5  v21.1.0.2
cache_blk.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012-2013 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2020 Inria
15  * Copyright (c) 2007 The Regents of The University of Michigan
16  * All rights reserved.
17  *
18  * Redistribution and use in source and binary forms, with or without
19  * modification, are permitted provided that the following conditions are
20  * met: redistributions of source code must retain the above copyright
21  * notice, this list of conditions and the following disclaimer;
22  * redistributions in binary form must reproduce the above copyright
23  * notice, this list of conditions and the following disclaimer in the
24  * documentation and/or other materials provided with the distribution;
25  * neither the name of the copyright holders nor the names of its
26  * contributors may be used to endorse or promote products derived from
27  * this software without specific prior written permission.
28  *
29  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
32  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
33  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
34  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
35  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
36  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
37  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40  */
41 
42 #include "mem/cache/cache_blk.hh"
43 
44 #include "base/cprintf.hh"
45 
46 namespace gem5
47 {
48 
49 void
50 CacheBlk::insert(const Addr tag, const bool is_secure,
51  const int src_requestor_ID, const uint32_t task_ID)
52 {
53  // Make sure that the block has been properly invalidated
54  assert(!isValid());
55 
56  insert(tag, is_secure);
57 
58  // Set source requestor ID
59  setSrcRequestorId(src_requestor_ID);
60 
61  // Set task ID
62  setTaskId(task_ID);
63 
64  // Set insertion tick as current tick
66 
67  // Insertion counts as a reference to the block
69 }
70 
71 void
72 CacheBlkPrintWrapper::print(std::ostream &os, int verbosity,
73  const std::string &prefix) const
74 {
75  ccprintf(os, "%sblk %c%c%c%c\n", prefix,
76  blk->isValid() ? 'V' : '-',
77  blk->isSet(CacheBlk::WritableBit) ? 'E' : '-',
78  blk->isSet(CacheBlk::DirtyBit) ? 'M' : '-',
79  blk->isSecure() ? 'S' : '-');
80 }
81 
82 } // namespace gem5
gem5::CacheBlk::setTickInserted
void setTickInserted()
Set the current tick as this block's insertion tick.
Definition: cache_blk.hh:473
gem5::CacheBlk::WritableBit
@ WritableBit
write permission
Definition: cache_blk.hh:80
gem5::ccprintf
void ccprintf(cp::Print &print)
Definition: cprintf.hh:130
gem5::CacheBlk::increaseRefCount
void increaseRefCount()
Get the number of references to this block since insertion.
Definition: cache_blk.hh:294
cprintf.hh
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
gem5::CacheBlk::DirtyBit
@ DirtyBit
dirty (modified)
Definition: cache_blk.hh:87
cache_blk.hh
gem5::X86ISA::os
Bitfield< 17 > os
Definition: misc.hh:809
gem5::TaggedEntry::isSecure
bool isSecure() const
Check if this block holds data from the secure memory space.
Definition: tagged_entry.hh:64
gem5::CacheBlk::isSet
bool isSet(unsigned bits) const
Checks the given coherence bits are set.
Definition: cache_blk.hh:239
gem5::CacheBlkPrintWrapper::print
void print(std::ostream &o, int verbosity=0, const std::string &prefix="") const
Definition: cache_blk.cc:72
gem5::CacheBlk::setTaskId
void setTaskId(const uint32_t task_id)
Set the task id value.
Definition: cache_blk.hh:464
gem5::CacheBlkPrintWrapper::blk
CacheBlk * blk
Definition: cache_blk.hh:556
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::CacheBlk::setSrcRequestorId
void setSrcRequestorId(const uint32_t id)
Set the source requestor id.
Definition: cache_blk.hh:467
gem5::TaggedEntry::isValid
virtual bool isValid() const
Checks if the entry is valid.
Definition: tagged_entry.hh:57
gem5::CacheBlk::insert
void insert(const Addr tag, const bool is_secure, const int src_requestor_ID, const uint32_t task_ID)
Set member variables when a block insertion occurs.
Definition: cache_blk.cc:50

Generated on Tue Sep 21 2021 12:25:29 for gem5 by doxygen 1.8.17