gem5  v21.1.0.2
fs_workload.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2018 TU Dresden
3  * Copyright (c) 2020 Barkhausen Institut
4  * All rights reserved
5  *
6  * Redistribution and use in source and binary forms, with or without
7  * modification, are permitted provided that the following conditions are
8  * met: redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer;
10  * redistributions in binary form must reproduce the above copyright
11  * notice, this list of conditions and the following disclaimer in the
12  * documentation and/or other materials provided with the distribution;
13  * neither the name of the copyright holders nor the names of its
14  * contributors may be used to endorse or promote products derived from
15  * this software without specific prior written permission.
16  *
17  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28  */
29 
31 
32 #include "arch/riscv/faults.hh"
34 #include "sim/system.hh"
35 #include "sim/workload.hh"
36 
37 namespace gem5
38 {
39 
40 namespace RiscvISA
41 {
42 
44  _isBareMetal(p.bare_metal), _resetVect(p.reset_vect),
45  bootloader(loader::createObjectFile(p.bootloader))
46 {
47  fatal_if(!bootloader, "Could not load bootloader file %s.", p.bootloader);
50 }
51 
53 {
54  delete bootloader;
55 }
56 
57 void
59 {
61 
62  for (auto *tc: system->threads) {
63  RiscvISA::Reset().invoke(tc);
64  tc->activate();
65  }
66 
68  "Could not load sections to memory.");
69 
70  for (auto *tc: system->threads) {
71  RiscvISA::Reset().invoke(tc);
72  tc->activate();
73  }
74 }
75 
76 } // namespace RiscvISA
77 } // namespace gem5
gem5::SimObject::initState
virtual void initState()
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: sim_object.cc:94
faults.hh
system.hh
gem5::loader::ObjectFile::entryPoint
Addr entryPoint() const
Definition: object_file.hh:125
gem5::System::physProxy
PortProxy physProxy
Port to physical memory used for writing object files into ram at boot.
Definition: system.hh:332
fs_workload.hh
workload.hh
gem5::loader::ObjectFile::symtab
const SymbolTable & symtab() const
Definition: object_file.hh:119
gem5::SimObject::Params
SimObjectParams Params
Definition: sim_object.hh:170
gem5::RiscvISA::BareMetal::~BareMetal
~BareMetal()
Definition: fs_workload.cc:52
gem5::RiscvISA::BareMetal::BareMetal
BareMetal(const Params &p)
Definition: fs_workload.cc:43
gem5::Workload
Definition: workload.hh:47
gem5::RiscvISA::BareMetal::bootloaderSymtab
loader::SymbolTable bootloaderSymtab
Definition: fs_workload.hh:50
gem5::RiscvISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
gem5::ps2::Reset
@ Reset
Definition: types.hh:70
gem5::loader::createObjectFile
ObjectFile * createObjectFile(const std::string &fname, bool raw)
Definition: object_file.cc:123
warn_if
#define warn_if(cond,...)
Conditional warning macro that checks the supplied condition and only prints a warning if the conditi...
Definition: logging.hh:272
gem5::RiscvISA::BareMetal::_resetVect
Addr _resetVect
Definition: fs_workload.hh:48
gem5::System::threads
Threads threads
Definition: system.hh:316
gem5::loader::MemoryImage::write
bool write(const PortProxy &proxy) const
Definition: memory_image.cc:54
gem5::Workload::system
System * system
Definition: workload.hh:78
gem5::loader::ImageFile::buildImage
virtual MemoryImage buildImage() const =0
gem5::RiscvISA::BareMetal::initState
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: fs_workload.cc:58
fatal_if
#define fatal_if(cond,...)
Conditional fatal macro that checks the supplied condition and only causes a fatal error if the condi...
Definition: logging.hh:225
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
object_file.hh
gem5::RiscvISA::BareMetal::bootloader
loader::ObjectFile * bootloader
Definition: fs_workload.hh:49

Generated on Tue Sep 21 2021 12:24:32 for gem5 by doxygen 1.8.17