gem5  v22.1.0.0
fs_workload.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2018 TU Dresden
3  * Copyright (c) 2020 Barkhausen Institut
4  * All rights reserved
5  *
6  * Redistribution and use in source and binary forms, with or without
7  * modification, are permitted provided that the following conditions are
8  * met: redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer;
10  * redistributions in binary form must reproduce the above copyright
11  * notice, this list of conditions and the following disclaimer in the
12  * documentation and/or other materials provided with the distribution;
13  * neither the name of the copyright holders nor the names of its
14  * contributors may be used to endorse or promote products derived from
15  * this software without specific prior written permission.
16  *
17  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28  */
29 
31 
32 #include "arch/riscv/faults.hh"
34 #include "sim/system.hh"
35 #include "sim/workload.hh"
36 
37 namespace gem5
38 {
39 
40 namespace RiscvISA
41 {
42 
44  _isBareMetal(p.bare_metal), _resetVect(p.reset_vect),
45  bootloader(loader::createObjectFile(p.bootloader))
46 {
47  fatal_if(!bootloader, "Could not load bootloader file %s.", p.bootloader);
50 }
51 
53 {
54  delete bootloader;
55 }
56 
57 void
59 {
61 
62  for (auto *tc: system->threads) {
63  RiscvISA::Reset().invoke(tc);
64  tc->activate();
65  }
66 
68  "Could not load sections to memory.");
69 
70  for (auto *tc: system->threads) {
71  RiscvISA::Reset().invoke(tc);
72  tc->activate();
73  }
74 }
75 
76 } // namespace RiscvISA
77 } // namespace gem5
loader::ObjectFile * bootloader
Definition: fs_workload.hh:49
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: fs_workload.cc:58
BareMetal(const Params &p)
Definition: fs_workload.cc:43
loader::SymbolTable bootloaderSymtab
Definition: fs_workload.hh:50
SimObjectParams Params
Definition: sim_object.hh:170
PortProxy physProxy
Port to physical memory used for writing object files into ram at boot.
Definition: system.hh:326
Threads threads
Definition: system.hh:313
System * system
Definition: workload.hh:80
virtual MemoryImage buildImage() const =0
bool write(const PortProxy &proxy) const
Definition: memory_image.cc:54
const SymbolTable & symtab() const
Definition: object_file.hh:131
#define fatal_if(cond,...)
Conditional fatal macro that checks the supplied condition and only causes a fatal error if the condi...
Definition: logging.hh:226
virtual void initState()
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: sim_object.cc:94
#define warn_if(cond,...)
Conditional warning macro that checks the supplied condition and only prints a warning if the conditi...
Definition: logging.hh:273
Bitfield< 0 > p
ObjectFile * createObjectFile(const std::string &fname, bool raw)
Definition: object_file.cc:135
@ Reset
Definition: types.hh:70
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....

Generated on Wed Dec 21 2022 10:22:25 for gem5 by doxygen 1.9.1