gem5  v21.1.0.2
fs_workload.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2018 TU Dresden
3  * All rights reserved
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  */
28 
29 #ifndef __ARCH_RISCV_BARE_METAL_SYSTEM_HH__
30 #define __ARCH_RISCV_BARE_METAL_SYSTEM_HH__
31 
32 #include "arch/riscv/remote_gdb.hh"
33 #include "params/RiscvBareMetal.hh"
34 #include "sim/workload.hh"
35 
36 namespace gem5
37 {
38 
39 namespace RiscvISA
40 {
41 
42 class BareMetal : public Workload
43 {
44  protected:
45  // checker for bare metal application
47  // entry point for simulation
51 
52  public:
53  PARAMS(RiscvBareMetal);
54  BareMetal(const Params &p);
55  ~BareMetal();
56 
57  void initState() override;
58 
59  void
60  setSystem(System *sys) override
61  {
63  gdb = BaseRemoteGDB::build<RemoteGDB>(system);
64  }
65 
66  loader::Arch getArch() const override { return bootloader->getArch(); }
67 
68  const loader::SymbolTable &
69  symtab(ThreadContext *tc) override
70  {
71  return bootloaderSymtab;
72  }
73 
74  bool
75  insertSymbol(const loader::Symbol &symbol) override
76  {
77  return bootloaderSymtab.insert(symbol);
78  }
79 
80  // return reset vector
81  Addr resetVect() const { return _resetVect; }
82 
83  // return bare metal checker
84  bool isBareMetal() const { return _isBareMetal; }
85 
86  Addr getEntry() const override { return _resetVect; }
87 };
88 
89 } // namespace RiscvISA
90 } // namespace gem5
91 
92 #endif // __ARCH_RISCV_BARE_METAL_FS_WORKLOAD_HH__
gem5::loader::ObjectFile
Definition: object_file.hh:85
gem5::RiscvISA::BareMetal::getArch
loader::Arch getArch() const override
Definition: fs_workload.hh:66
gem5::Workload::gdb
BaseRemoteGDB * gdb
Definition: workload.hh:74
gem5::RiscvISA::BareMetal::insertSymbol
bool insertSymbol(const loader::Symbol &symbol) override
Definition: fs_workload.hh:75
gem5::loader::SymbolTable
Definition: symtab.hh:65
workload.hh
gem5::RiscvISA::BareMetal::_isBareMetal
bool _isBareMetal
Definition: fs_workload.hh:46
gem5::SimObject::Params
SimObjectParams Params
Definition: sim_object.hh:170
gem5::RiscvISA::BareMetal::~BareMetal
~BareMetal()
Definition: fs_workload.cc:52
gem5::System
Definition: system.hh:77
gem5::ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:93
gem5::RiscvISA::BareMetal::BareMetal
BareMetal(const Params &p)
Definition: fs_workload.cc:43
gem5::Workload
Definition: workload.hh:47
gem5::loader::Arch
Arch
Definition: object_file.hh:50
gem5::loader::ObjectFile::getArch
Arch getArch() const
Definition: object_file.hh:115
gem5::RiscvISA::BareMetal::bootloaderSymtab
loader::SymbolTable bootloaderSymtab
Definition: fs_workload.hh:50
gem5::RiscvISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
gem5::RiscvISA::BareMetal::getEntry
Addr getEntry() const override
Definition: fs_workload.hh:86
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
gem5::RiscvISA::BareMetal::isBareMetal
bool isBareMetal() const
Definition: fs_workload.hh:84
remote_gdb.hh
gem5::RiscvISA::BareMetal::_resetVect
Addr _resetVect
Definition: fs_workload.hh:48
gem5::loader::SymbolTable::insert
bool insert(const Symbol &symbol)
Insert a new symbol in the table if it does not already exist.
Definition: symtab.cc:55
gem5::RiscvISA::BareMetal
Definition: fs_workload.hh:42
gem5::loader::Symbol
Definition: symtab.hh:51
gem5::RiscvISA::BareMetal::symtab
const loader::SymbolTable & symtab(ThreadContext *tc) override
Definition: fs_workload.hh:69
gem5::Workload::system
System * system
Definition: workload.hh:78
gem5::Workload::setSystem
virtual void setSystem(System *sys)
Definition: workload.hh:85
gem5::RiscvISA::BareMetal::resetVect
Addr resetVect() const
Definition: fs_workload.hh:81
gem5::RiscvISA::BareMetal::initState
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
Definition: fs_workload.cc:58
gem5::RiscvISA::BareMetal::PARAMS
PARAMS(RiscvBareMetal)
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::RiscvISA::BareMetal::setSystem
void setSystem(System *sys) override
Definition: fs_workload.hh:60
gem5::RiscvISA::BareMetal::bootloader
loader::ObjectFile * bootloader
Definition: fs_workload.hh:49

Generated on Tue Sep 21 2021 12:24:33 for gem5 by doxygen 1.8.17