gem5  v22.1.0.0
tage.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014 The University of Wisconsin
3  *
4  * Copyright (c) 2006 INRIA (Institut National de Recherche en
5  * Informatique et en Automatique / French National Research Institute
6  * for Computer Science and Applied Mathematics)
7  *
8  * All rights reserved.
9  *
10  * Redistribution and use in source and binary forms, with or without
11  * modification, are permitted provided that the following conditions are
12  * met: redistributions of source code must retain the above copyright
13  * notice, this list of conditions and the following disclaimer;
14  * redistributions in binary form must reproduce the above copyright
15  * notice, this list of conditions and the following disclaimer in the
16  * documentation and/or other materials provided with the distribution;
17  * neither the name of the copyright holders nor the names of its
18  * contributors may be used to endorse or promote products derived from
19  * this software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32  */
33 
34 /* @file
35  * Implementation of a TAGE branch predictor. TAGE is a global-history based
36  * branch predictor. It features a PC-indexed bimodal predictor and N
37  * partially tagged tables, indexed with a hash of the PC and the global
38  * branch history. The different lengths of global branch history used to
39  * index the partially tagged tables grow geometrically. A small path history
40  * is also used in the hash.
41  *
42  * All TAGE tables are accessed in parallel, and the one using the longest
43  * history that matches provides the prediction (some exceptions apply).
44  * Entries are allocated in components using a longer history than the
45  * one that predicted when the prediction is incorrect.
46  */
47 
48 #ifndef __CPU_PRED_TAGE_HH__
49 #define __CPU_PRED_TAGE_HH__
50 
51 #include <vector>
52 
53 #include "base/types.hh"
54 #include "cpu/pred/bpred_unit.hh"
55 #include "cpu/pred/tage_base.hh"
56 #include "params/TAGE.hh"
57 
58 namespace gem5
59 {
60 
61 namespace branch_prediction
62 {
63 
64 class TAGE: public BPredUnit
65 {
66  protected:
68 
70  {
72 
74  {}
75 
76  virtual ~TageBranchInfo()
77  {
78  delete tageBranchInfo;
79  }
80  };
81 
82  virtual bool predict(ThreadID tid, Addr branch_pc, bool cond_branch,
83  void* &b);
84 
85  public:
86 
87  TAGE(const TAGEParams &params);
88 
89  // Base class methods.
90  void uncondBranch(ThreadID tid, Addr br_pc, void* &bp_history) override;
91  bool lookup(ThreadID tid, Addr branch_addr, void* &bp_history) override;
92  void btbUpdate(ThreadID tid, Addr branch_addr, void* &bp_history) override;
93  void update(ThreadID tid, Addr branch_addr, bool taken, void *bp_history,
94  bool squashed, const StaticInstPtr & inst,
95  Addr corrTarget) override;
96  virtual void squash(ThreadID tid, void *bp_history) override;
97 };
98 
99 } // namespace branch_prediction
100 } // namespace gem5
101 
102 #endif // __CPU_PRED_TAGE_HH__
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,...
Basically a wrapper class to hold both the branch predictor and the BTB.
Definition: bpred_unit.hh:69
void btbUpdate(ThreadID tid, Addr branch_addr, void *&bp_history) override
If a branch is not taken, because the BTB address is invalid or missing, this function sets the appro...
Definition: tage.cc:120
TAGE(const TAGEParams &params)
Definition: tage.cc:53
bool lookup(ThreadID tid, Addr branch_addr, void *&bp_history) override
Looks up a given PC in the BP to see if it is taken or not taken.
Definition: tage.cc:106
virtual void squash(ThreadID tid, void *bp_history) override
Definition: tage.cc:90
void uncondBranch(ThreadID tid, Addr br_pc, void *&bp_history) override
Definition: tage.cc:127
void update(ThreadID tid, Addr branch_addr, bool taken, void *bp_history, bool squashed, const StaticInstPtr &inst, Addr corrTarget) override
Updates the BP with taken/not taken information.
Definition: tage.cc:59
virtual bool predict(ThreadID tid, Addr branch_pc, bool cond_branch, void *&b)
Definition: tage.cc:98
const Params & params() const
Definition: sim_object.hh:176
Bitfield< 7 > b
Definition: misc_types.hh:388
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
int16_t ThreadID
Thread index/ID type.
Definition: types.hh:235
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
TAGEBase::BranchInfo * tageBranchInfo
Definition: tage.hh:71

Generated on Wed Dec 21 2022 10:22:31 for gem5 by doxygen 1.9.1