gem5 v24.0.0.0
Loading...
Searching...
No Matches
traffic_gen.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2012-2013, 2016-2018 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions are
16 * met: redistributions of source code must retain the above copyright
17 * notice, this list of conditions and the following disclaimer;
18 * redistributions in binary form must reproduce the above copyright
19 * notice, this list of conditions and the following disclaimer in the
20 * documentation and/or other materials provided with the distribution;
21 * neither the name of the copyright holders nor the names of its
22 * contributors may be used to endorse or promote products derived from
23 * this software without specific prior written permission.
24 *
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 */
37
38#ifndef __CPU_TRAFFIC_GEN_TRAFFIC_GEN_HH__
39#define __CPU_TRAFFIC_GEN_TRAFFIC_GEN_HH__
40
41#include <unordered_map>
42
44
45namespace gem5
46{
47
48struct TrafficGenParams;
49
71{
72 private: // Params
76 const std::string configFile;
77
78 private:
92 std::string resolveFile(const std::string &name);
93
98 void parseConfig();
99
103 size_t nextState();
104
107 {
108 uint32_t from;
109 uint32_t to;
110 double p;
111 };
112
115
117 uint32_t currState;
118
120 std::unordered_map<uint32_t, std::shared_ptr<BaseGen>> states;
121
122 protected: // BaseTrafficGen
123 std::shared_ptr<BaseGen> nextGenerator() override;
124
125 public:
126
127 TrafficGen(const TrafficGenParams &p);
128
130
131 void init() override;
132 void initState() override;
133
134 void serialize(CheckpointOut &cp) const override;
135 void unserialize(CheckpointIn &cp) override;
136
137};
138
139} // namespace gem5
140
141#endif //__CPU_TRAFFIC_GEN_TRAFFIC_GEN_HH__
The traffic generator is a module that generates stimuli for the memory system, based on a collection...
Definition base.hh:68
virtual std::string name() const
Definition named.hh:47
The traffic generator is a module that generates stimuli for the memory system, based on a collection...
void serialize(CheckpointOut &cp) const override
Serialize an object.
void parseConfig()
Parse the config file and build the state map and transition matrix.
void init() override
init() is called after all C++ SimObjects have been created and all ports are connected.
std::shared_ptr< BaseGen > nextGenerator() override
uint32_t currState
Index of the current state.
TrafficGen(const TrafficGenParams &p)
std::unordered_map< uint32_t, std::shared_ptr< BaseGen > > states
Map of generator states.
const std::string configFile
The config file to parse.
size_t nextState()
Use the transition matrix to find the next state index.
void unserialize(CheckpointIn &cp) override
Unserialize an object.
void initState() override
initState() is called on each SimObject when not restoring from a checkpoint.
std::string resolveFile(const std::string &name)
Resolve a file path in the configuration file.
std::vector< std::vector< double > > transitionMatrix
State transition matrix.
STL vector class.
Definition stl.hh:37
Bitfield< 0 > p
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
std::ostream CheckpointOut
Definition serialize.hh:66
Struct to represent a probabilistic transition during parsing.

Generated on Tue Jun 18 2024 16:24:02 for gem5 by doxygen 1.11.0