gem5  v21.0.1.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
register_manager.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2016, 2017 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * For use for simulation and test purposes only
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  * this list of conditions and the following disclaimer.
12  *
13  * 2. Redistributions in binary form must reproduce the above copyright notice,
14  * this list of conditions and the following disclaimer in the documentation
15  * and/or other materials provided with the distribution.
16  *
17  * 3. Neither the name of the copyright holder nor the names of its
18  * contributors may be used to endorse or promote products derived from this
19  * software without specific prior written permission.
20  *
21  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31  * POSSIBILITY OF SUCH DAMAGE.
32  */
33 
34 #ifndef __REGISTER_MANAGER_HH__
35 #define __REGISTER_MANAGER_HH__
36 
37 #include <cstdint>
38 #include <map>
39 #include <string>
40 #include <utility>
41 #include <vector>
42 
45 #include "sim/sim_object.hh"
46 #include "sim/stats.hh"
47 
48 class ComputeUnit;
49 class Wavefront;
50 
51 struct RegisterManagerParams;
52 
53 /*
54  * Rename stage.
55  */
56 class RegisterManager : public SimObject
57 {
58  public:
59  RegisterManager(const RegisterManagerParams &params);
61  void setParent(ComputeUnit *cu);
62  void exec();
63 
64  // lookup virtual to physical register translation
65  int mapVgpr(Wavefront* w, int vgprIndex);
66  int mapSgpr(Wavefront* w, int sgprIndex);
67 
68  // check if we can allocate registers
69  bool canAllocateVgprs(int simdId, int nWfs, int demandPerWf);
70  bool canAllocateSgprs(int simdId, int nWfs, int demandPerWf);
71 
72  // allocate registers
73  void allocateRegisters(Wavefront *w, int vectorDemand, int scalarDemand);
74 
75  // free all registers used by the WF
76  void freeRegisters(Wavefront *w);
77 
80 
81  private:
83 
85 
86  std::string _name;
87 };
88 
89 #endif // __REGISTER_MANAGER_HH__
RegisterManager::canAllocateVgprs
bool canAllocateVgprs(int simdId, int nWfs, int demandPerWf)
Definition: register_manager.cc:108
RegisterManager::allocateRegisters
void allocateRegisters(Wavefront *w, int vectorDemand, int scalarDemand)
Definition: register_manager.cc:121
RegisterManager::exec
void exec()
Definition: register_manager.cc:70
RegisterManager::_name
std::string _name
Definition: register_manager.hh:86
RegisterManager::mapSgpr
int mapSgpr(Wavefront *w, int sgprIndex)
Definition: register_manager.cc:101
std::vector< PoolManager * >
RegisterManager::computeUnit
ComputeUnit * computeUnit
Definition: register_manager.hh:84
RegisterManagerPolicy
Register Manager Policy abstract class.
Definition: register_manager_policy.hh:52
ComputeUnit
Definition: compute_unit.hh:200
stats.hh
MipsISA::w
Bitfield< 0 > w
Definition: pra_constants.hh:278
sim_object.hh
RegisterManager::vrfPoolMgrs
std::vector< PoolManager * > vrfPoolMgrs
Definition: register_manager.hh:79
RegisterManager
Definition: register_manager.hh:56
RegisterManager::RegisterManager
RegisterManager(const RegisterManagerParams &params)
Definition: register_manager.cc:47
RegisterManager::srfPoolMgrs
std::vector< PoolManager * > srfPoolMgrs
Definition: register_manager.hh:78
RegisterManager::policy
RegisterManagerPolicy * policy
Definition: register_manager.hh:82
RegisterManager::canAllocateSgprs
bool canAllocateSgprs(int simdId, int nWfs, int demandPerWf)
Definition: register_manager.cc:114
Wavefront
Definition: wavefront.hh:59
RegisterManager::~RegisterManager
~RegisterManager()
Definition: register_manager.cc:59
pool_manager.hh
RegisterManager::mapVgpr
int mapVgpr(Wavefront *w, int vgprIndex)
Definition: register_manager.cc:94
RegisterManager::setParent
void setParent(ComputeUnit *cu)
Definition: register_manager.cc:76
SimObject::params
const Params & params() const
Definition: sim_object.hh:168
RegisterManager::freeRegisters
void freeRegisters(Wavefront *w)
Definition: register_manager.cc:128
register_manager_policy.hh
SimObject
Abstract superclass for simulation objects.
Definition: sim_object.hh:141

Generated on Tue Jun 22 2021 15:28:28 for gem5 by doxygen 1.8.17