gem5 v24.0.0.0
Loading...
Searching...
No Matches
multi.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2014, 2019, 2023 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions are
16 * met: redistributions of source code must retain the above copyright
17 * notice, this list of conditions and the following disclaimer;
18 * redistributions in binary form must reproduce the above copyright
19 * notice, this list of conditions and the following disclaimer in the
20 * documentation and/or other materials provided with the distribution;
21 * neither the name of the copyright holders nor the names of its
22 * contributors may be used to endorse or promote products derived from
23 * this software without specific prior written permission.
24 *
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 */
37
38#ifndef __MEM_CACHE_PREFETCH_MULTI_HH__
39#define __MEM_CACHE_PREFETCH_MULTI_HH__
40
41#include <vector>
42
44
45namespace gem5
46{
47
48struct MultiPrefetcherParams;
49
50namespace prefetch
51{
52
53class Multi : public Base
54{
55 public: // SimObject
56 Multi(const MultiPrefetcherParams &p);
57
58 public:
59 void
60 setParentInfo(System *sys, ProbeManager *pm, unsigned blk_size) override;
61 PacketPtr getPacket() override;
62 Tick nextPrefetchReadyTime() const override;
63
69 void
70 notify(const CacheAccessProbeArg &arg, const PrefetchInfo &pfi) override
71 {};
72
73 void notifyFill(const CacheAccessProbeArg &arg) override {};
76 protected:
79 uint8_t lastChosenPf;
80};
81
82} // namespace prefetch
83} // namespace gem5
84
85#endif //__MEM_CACHE_PREFETCH_MULTI_HH__
Information provided to probes on a cache event.
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition packet.hh:295
ProbeManager is a conduit class that lives on each SimObject, and is used to match up probe listeners...
Definition probe.hh:164
Class containing the information needed by the prefetch to train and generate new prefetch requests.
Definition base.hh:111
PacketPtr getPacket() override
Definition multi.cc:74
void notifyFill(const CacheAccessProbeArg &arg) override
Notify prefetcher of cache fill.
Definition multi.hh:73
void setParentInfo(System *sys, ProbeManager *pm, unsigned blk_size) override
Definition multi.cc:56
uint8_t lastChosenPf
Definition multi.hh:79
Multi(const MultiPrefetcherParams &p)
Definition multi.cc:48
void notify(const CacheAccessProbeArg &arg, const PrefetchInfo &pfi) override
Ignore notifications since each sub-prefetcher already gets a notification through their probes-based...
Definition multi.hh:70
std::vector< Base * > prefetchers
List of sub-prefetchers ordered by priority.
Definition multi.hh:78
Tick nextPrefetchReadyTime() const override
Definition multi.cc:63
STL vector class.
Definition stl.hh:37
Miss and writeback queue declarations.
Bitfield< 0 > p
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
uint64_t Tick
Tick count type.
Definition types.hh:58

Generated on Tue Jun 18 2024 16:24:04 for gem5 by doxygen 1.11.0