gem5  v22.1.0.0
tarmac_tracer.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2017-2018, 2022 Arm Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
43 #ifndef __ARCH_ARM_TRACERS_TARMAC_TRACER_HH__
44 #define __ARCH_ARM_TRACERS_TARMAC_TRACER_HH__
45 
46 #include <memory>
47 
50 #include "params/TarmacTracer.hh"
51 #include "sim/insttracer.hh"
52 
53 namespace gem5
54 {
55 
56 class ThreadContext;
57 class OutputStream;
58 
59 namespace trace {
60 
66 {
67  public:
69  const StaticInstPtr _staticInst,
70  const PCStateBase &_pc)
71  : thread(_thread), staticInst(_staticInst), pc(_pc.clone())
72  {}
73 
74  std::string tarmacCpuName() const;
75 
76  public:
79  std::unique_ptr<PCStateBase> pc;
80 };
81 
88 class TarmacTracer : public InstTracer
89 {
90  friend class TarmacTracerRecord;
91  friend class TarmacTracerRecordV8;
92 
93  public:
94  typedef TarmacTracerParams Params;
95 
96  TarmacTracer(const Params &p);
97 
105  const StaticInstPtr staticInst, const PCStateBase &pc,
106  const StaticInstPtr macroStaticInst=nullptr) override;
107 
108  std::ostream& output();
109 
110  protected:
111  typedef std::unique_ptr<Printable> PEntryPtr;
115 
117 
124 
135 };
136 
137 } // namespace trace
138 } // namespace gem5
139 
140 #endif // __ARCH_ARM_TRACERS_TARMAC_TRACER_HH__
ThreadContext is the external interface to all thread state for anything outside of the CPU.
This object type is encapsulating the informations needed by a Tarmac record to generate it's own ent...
const StaticInstPtr staticInst
std::unique_ptr< PCStateBase > pc
std::string tarmacCpuName() const
TarmacContext(ThreadContext *_thread, const StaticInstPtr _staticInst, const PCStateBase &_pc)
TarmacTracer record for ARMv8 CPUs: The record is adding some data to the base TarmacTracer record.
TarmacTracer Record: Record generated by the TarmacTracer for every executed instruction.
std::unique_ptr< TraceRegEntry > RegPtr
std::unique_ptr< TraceMemEntry > MemPtr
std::unique_ptr< TraceInstEntry > InstPtr
Tarmac Tracer: this tracer generates a new Tarmac Record for every instruction being executed in gem5...
TarmacTracerRecord::RegPtr RegPtr
std::vector< InstPtr > instQueue
Collection of heterogeneous printable entries: could be representing either instructions,...
TarmacTracerRecord::MemPtr MemPtr
InstRecord * getInstRecord(Tick when, ThreadContext *tc, const StaticInstPtr staticInst, const PCStateBase &pc, const StaticInstPtr macroStaticInst=nullptr) override
Generates a TarmacTracerRecord, depending on the Tarmac version.
std::vector< RegPtr > regQueue
TarmacTracer(const Params &p)
std::unique_ptr< Printable > PEntryPtr
TarmacTracerRecord::InstPtr InstPtr
std::vector< MemPtr > memQueue
TarmacTracerParams Params
Tick startTick
startTick and endTick allow to trace a specific window of ticks rather than the entire CPU execution.
Bitfield< 4 > pc
Bitfield< 54 > p
Definition: pagetable.hh:70
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
uint64_t Tick
Tick count type.
Definition: types.hh:58

Generated on Wed Dec 21 2022 10:22:27 for gem5 by doxygen 1.9.1