gem5  v22.0.0.2
tarmac_tracer.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2017-2018 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
43 #ifndef __ARCH_ARM_TRACERS_TARMAC_TRACER_HH__
44 #define __ARCH_ARM_TRACERS_TARMAC_TRACER_HH__
45 
46 #include <memory>
47 
50 #include "params/TarmacTracer.hh"
51 #include "sim/insttracer.hh"
52 
53 namespace gem5
54 {
55 
56 class ThreadContext;
57 
58 namespace Trace {
59 
65 {
66  public:
68  const StaticInstPtr _staticInst,
69  const PCStateBase &_pc)
70  : thread(_thread), staticInst(_staticInst), pc(_pc.clone())
71  {}
72 
73  std::string tarmacCpuName() const;
74 
75  public:
78  std::unique_ptr<PCStateBase> pc;
79 };
80 
87 class TarmacTracer : public InstTracer
88 {
89  friend class TarmacTracerRecord;
90  friend class TarmacTracerRecordV8;
91 
92  public:
93  typedef TarmacTracerParams Params;
94 
95  TarmacTracer(const Params &p);
96 
104  const StaticInstPtr staticInst, const PCStateBase &pc,
105  const StaticInstPtr macroStaticInst=nullptr) override;
106 
107  protected:
108  typedef std::unique_ptr<Printable> PEntryPtr;
112 
119 
130 };
131 
132 } // namespace Trace
133 } // namespace gem5
134 
135 #endif // __ARCH_ARM_TRACERS_TARMAC_TRACER_HH__
gem5::Trace::TarmacContext::TarmacContext
TarmacContext(ThreadContext *_thread, const StaticInstPtr _staticInst, const PCStateBase &_pc)
Definition: tarmac_tracer.hh:67
gem5::Trace::TarmacTracerRecord::InstPtr
std::unique_ptr< TraceInstEntry > InstPtr
Definition: tarmac_record.hh:196
gem5::Trace::TarmacContext
This object type is encapsulating the informations needed by a Tarmac record to generate it's own ent...
Definition: tarmac_tracer.hh:64
gem5::Trace::TarmacTracer::getInstRecord
InstRecord * getInstRecord(Tick when, ThreadContext *tc, const StaticInstPtr staticInst, const PCStateBase &pc, const StaticInstPtr macroStaticInst=nullptr) override
Generates a TarmacTracerRecord, depending on the Tarmac version.
Definition: tarmac_tracer.cc:77
insttracer.hh
gem5::Trace::TarmacTracer::RegPtr
TarmacTracerRecord::RegPtr RegPtr
Definition: tarmac_tracer.hh:111
gem5::Trace::TarmacTracer::TarmacTracer
TarmacTracer(const Params &p)
Definition: tarmac_tracer.cc:57
std::vector< InstPtr >
gem5::Trace::TarmacContext::pc
std::unique_ptr< PCStateBase > pc
Definition: tarmac_tracer.hh:78
gem5::Trace::TarmacTracer::endTick
Tick endTick
Definition: tarmac_tracer.hh:118
gem5::Trace::TarmacTracer::Params
TarmacTracerParams Params
Definition: tarmac_tracer.hh:93
gem5::Trace::TarmacTracer
Tarmac Tracer: this tracer generates a new Tarmac Record for every instruction being executed in gem5...
Definition: tarmac_tracer.hh:87
tarmac_record_v8.hh
gem5::RefCountingPtr< StaticInst >
gem5::Trace::TarmacContext::staticInst
const StaticInstPtr staticInst
Definition: tarmac_tracer.hh:77
gem5::ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:94
gem5::Trace::TarmacTracerRecord
TarmacTracer Record: Record generated by the TarmacTracer for every executed instruction.
Definition: tarmac_record.hh:94
gem5::Trace::TarmacTracer::regQueue
std::vector< RegPtr > regQueue
Definition: tarmac_tracer.hh:129
gem5::VegaISA::p
Bitfield< 54 > p
Definition: pagetable.hh:70
gem5::Trace::TarmacTracer::memQueue
std::vector< MemPtr > memQueue
Definition: tarmac_tracer.hh:128
gem5::Trace::TarmacContext::tarmacCpuName
std::string tarmacCpuName() const
Definition: tarmac_tracer.cc:51
gem5::Tick
uint64_t Tick
Tick count type.
Definition: types.hh:58
gem5::Trace::TarmacTracer::MemPtr
TarmacTracerRecord::MemPtr MemPtr
Definition: tarmac_tracer.hh:110
gem5::Trace::InstTracer
Definition: insttracer.hh:295
gem5::Trace::TarmacTracer::startTick
Tick startTick
startTick and endTick allow to trace a specific window of ticks rather than the entire CPU execution.
Definition: tarmac_tracer.hh:117
tarmac_record.hh
gem5::Trace::TarmacTracerRecordV8
TarmacTracer record for ARMv8 CPUs: The record is adding some data to the base TarmacTracer record.
Definition: tarmac_record_v8.hh:58
gem5::Trace::TarmacTracer::InstPtr
TarmacTracerRecord::InstPtr InstPtr
Definition: tarmac_tracer.hh:109
gem5::MipsISA::pc
Bitfield< 4 > pc
Definition: pra_constants.hh:243
gem5::Trace::TarmacTracerRecord::MemPtr
std::unique_ptr< TraceMemEntry > MemPtr
Definition: tarmac_record.hh:197
gem5::Trace::TarmacTracerRecord::RegPtr
std::unique_ptr< TraceRegEntry > RegPtr
Definition: tarmac_record.hh:198
gem5::Trace::TarmacContext::thread
ThreadContext * thread
Definition: tarmac_tracer.hh:76
gem5::Trace::InstRecord
Definition: insttracer.hh:61
gem5::PCStateBase
Definition: pcstate.hh:57
gem5::Trace::TarmacTracer::PEntryPtr
std::unique_ptr< Printable > PEntryPtr
Definition: tarmac_tracer.hh:108
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
gem5::Trace::TarmacTracer::instQueue
std::vector< InstPtr > instQueue
Collection of heterogeneous printable entries: could be representing either instructions,...
Definition: tarmac_tracer.hh:127

Generated on Thu Jul 28 2022 13:32:25 for gem5 by doxygen 1.8.17