Go to the documentation of this file.
39 #ifndef __ARCH_X86_REGISTERS_HH__
40 #define __ARCH_X86_REGISTERS_HH__
44 #include "arch/x86/generated/max_inst_regs.hh"
53 using X86ISAInst::MaxInstDestRegs;
112 #endif // __ARCH_X86_REGFILE_HH__
constexpr size_t DummyVecRegSizeBytes
constexpr size_t DummyVecPredRegSizeBits
Generic predicate register container.
constexpr bool DummyVecPredRegHasPackedRepr
Dummy type aliases and constants for architectures that do not implement vector predicate registers.
const int NumImplicitIntRegs
VecPredRegT< DummyVecElem, DummyNumVecElemPerVecReg, DummyVecPredRegHasPackedRepr, false > DummyVecPredReg
const int SyscallPseudoReturnReg
const int ReturnAddressReg
DummyVecReg::Container DummyVecRegContainer
constexpr unsigned NumVecElemPerVecReg
VecRegT< DummyVecElem, DummyNumVecElemPerVecReg, true > DummyConstVecReg
constexpr size_t VecRegSizeBytes
uint32_t DummyVecElem
Dummy type aliases and constants for architectures that do not implement vector registers.
This is exposed globally, independent of the ISA.
VecRegT< DummyVecElem, DummyNumVecElemPerVecReg, false > DummyVecReg
DummyVecPredReg::Container DummyVecPredRegContainer
constexpr bool VecPredRegHasPackedRepr
constexpr size_t VecPredRegSizeBits
VecPredRegT< DummyVecElem, DummyNumVecElemPerVecReg, DummyVecPredRegHasPackedRepr, true > DummyConstVecPredReg
const int MaxMiscDestRegs
constexpr unsigned DummyNumVecElemPerVecReg
const int NumMicroIntRegs
Vector Register Abstraction This generic class is the model in a particularization of MVC,...
const int StackPointerReg
Vector Register Abstraction This generic class is a view in a particularization of MVC,...
const int FramePointerReg
Generated on Wed Sep 30 2020 14:02:01 for gem5 by doxygen 1.8.17