gem5 v24.0.0.0
Loading...
Searching...
No Matches
bus.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2012 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions are
16 * met: redistributions of source code must retain the above copyright
17 * notice, this list of conditions and the following disclaimer;
18 * redistributions in binary form must reproduce the above copyright
19 * notice, this list of conditions and the following disclaimer in the
20 * documentation and/or other materials provided with the distribution;
21 * neither the name of the copyright holders nor the names of its
22 * contributors may be used to endorse or promote products derived from
23 * this software without specific prior written permission.
24 *
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 */
37
38
43#ifndef __DEV_I2C_BUS_HH__
44#define __DEV_I2C_BUS_HH__
45
46#include <map>
47
48#include "dev/io_device.hh"
49#include "params/I2CBus.hh"
50
51namespace gem5
52{
53
54class I2CDevice;
55
56class I2CBus : public BasicPioDevice
57{
58 protected:
59
67
75 static const int SB_CONTROLS = 0x0;
77 static const int SB_CONTROLC = 0x4;
78
80 uint8_t scl;
82 uint8_t sda;
83
89
95
101 uint8_t i2cAddr;
102
104 uint8_t message;
105
111 std::map<uint8_t, I2CDevice*> devices;
112
119 void updateSignals(PacketPtr pkt);
120
127 bool isClockSet(PacketPtr pkt) const;
128
135 bool isStart(PacketPtr pkt) const;
136
143 bool isEnd(PacketPtr pkt) const;
144
145 public:
146
147 I2CBus(const I2CBusParams &p);
148
149 Tick read(PacketPtr pkt) override;
150 Tick write(PacketPtr pkt) override;
151
152 void serialize(CheckpointOut &cp) const override;
153 void unserialize(CheckpointIn &cp) override;
154};
155
156} // namespace gem5
157
158#endif // __DEV_I2C_BUS_HH__
int currBit
Order of the bit of the current message that is being sent or received (0 - 7).
Definition bus.hh:94
bool isClockSet(PacketPtr pkt) const
Clock set check.
Definition bus.cc:196
std::map< uint8_t, I2CDevice * > devices
All the slave i2c devices that are connected to this bus.
Definition bus.hh:111
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition bus.cc:231
Tick write(PacketPtr pkt) override
The default i2c bus driver used by the realview pbx board writes to this device one bit at a time.
Definition bus.cc:93
I2CBus(const I2CBusParams &p)
4KB - see e.g.
Definition bus.cc:58
uint8_t sda
I2C data wire (0, 1)
Definition bus.hh:82
uint8_t i2cAddr
Key used to access a device in the slave devices map.
Definition bus.hh:101
@ SENDING_DATA
Definition bus.hh:65
@ RECEIVING_ADDR
Definition bus.hh:63
@ RECEIVING_DATA
Definition bus.hh:64
void updateSignals(PacketPtr pkt)
Update data (sda) and clock (scl) to match any transitions specified by pkt.
Definition bus.cc:176
bool isStart(PacketPtr pkt) const
i2c start signal check
Definition bus.cc:204
bool isEnd(PacketPtr pkt) const
i2c end signal check
Definition bus.cc:212
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition bus.cc:219
Tick read(PacketPtr pkt) override
Reads will always be to SB_CONTROLS.
Definition bus.cc:74
static const int SB_CONTROLC
Clear control bits.
Definition bus.hh:77
static const int SB_CONTROLS
Read [and Set] serial control bits: Bit [0] is SCL Bit [1] is SDA.
Definition bus.hh:75
enum I2CState state
State used by I2CBus::write to determine what stage of an i2c transmission it is currently in.
Definition bus.hh:88
uint8_t message
8-bit buffer used to send and receive messages bit by bit.
Definition bus.hh:104
uint8_t scl
I2C clock wire (0, 1).
Definition bus.hh:80
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition packet.hh:295
Bitfield< 0 > p
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
std::ostream CheckpointOut
Definition serialize.hh:66
uint64_t Tick
Tick count type.
Definition types.hh:58

Generated on Tue Jun 18 2024 16:24:03 for gem5 by doxygen 1.11.0