gem5  v22.0.0.2
pcstate.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2013 ARM Limited
3  * Copyright (c) 2014 Sven Karlsson
4  * All rights reserved
5  *
6  * The license below extends only to copyright in the software and shall
7  * not be construed as granting a license to any other intellectual
8  * property including but not limited to intellectual property relating
9  * to a hardware implementation of the functionality of the software
10  * licensed hereunder. You may use the software subject to the license
11  * terms below provided that you ensure that this notice is replicated
12  * unmodified and in its entirety in all distributions of the software,
13  * modified or unmodified, in source code or in binary form.
14  *
15  * Copyright (c) 2017 The University of Virginia
16  * All rights reserved.
17  *
18  * Redistribution and use in source and binary forms, with or without
19  * modification, are permitted provided that the following conditions are
20  * met: redistributions of source code must retain the above copyright
21  * notice, this list of conditions and the following disclaimer;
22  * redistributions in binary form must reproduce the above copyright
23  * notice, this list of conditions and the following disclaimer in the
24  * documentation and/or other materials provided with the distribution;
25  * neither the name of the copyright holders nor the names of its
26  * contributors may be used to endorse or promote products derived from
27  * this software without specific prior written permission.
28  *
29  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
32  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
33  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
34  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
35  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
36  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
37  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40  */
41 
42 #ifndef __ARCH_RISCV_PCSTATE_HH__
43 #define __ARCH_RISCV_PCSTATE_HH__
44 
45 #include "arch/generic/pcstate.hh"
46 
47 namespace gem5
48 {
49 
50 namespace RiscvISA
51 {
52 
53 class PCState : public GenericISA::UPCState<4>
54 {
55  private:
56  bool _compressed = false;
57  bool _rv32 = false;
58 
59  public:
61 
62  PCStateBase *clone() const override { return new PCState(*this); }
63 
64  void
65  update(const PCStateBase &other) override
66  {
67  Base::update(other);
68  auto &pcstate = other.as<PCState>();
69  _compressed = pcstate._compressed;
70  _rv32 = pcstate._rv32;
71  }
72 
73  void compressed(bool c) { _compressed = c; }
74  bool compressed() const { return _compressed; }
75 
76  void rv32(bool val) { _rv32 = val; }
77  bool rv32() const { return _rv32; }
78 
79  bool
80  branching() const override
81  {
82  if (_compressed) {
83  return npc() != pc() + 2 || nupc() != upc() + 1;
84  } else {
85  return npc() != pc() + 4 || nupc() != upc() + 1;
86  }
87  }
88 };
89 
90 } // namespace RiscvISA
91 } // namespace gem5
92 
93 #endif // __ARCH_RISCV_PCSTATE_HH__
gem5::GenericISA::PCStateWithNext::pc
Addr pc() const
Definition: pcstate.hh:263
gem5::RiscvISA::PCState::rv32
void rv32(bool val)
Definition: pcstate.hh:76
gem5::PCStateBase::as
Target & as()
Definition: pcstate.hh:72
gem5::RiscvISA::PCState::rv32
bool rv32() const
Definition: pcstate.hh:77
gem5::GenericISA::PCStateWithNext::update
void update(const PCStateBase &other) override
Definition: pcstate.hh:296
gem5::GenericISA::UPCState
Definition: pcstate.hh:385
gem5::X86ISA::val
Bitfield< 63 > val
Definition: misc.hh:769
gem5::RiscvISA::PCState::update
void update(const PCStateBase &other) override
Definition: pcstate.hh:65
gem5::RiscvISA::c
Bitfield< 5, 3 > c
Definition: pra_constants.hh:59
gem5::RiscvISA::PCState::_compressed
bool _compressed
Definition: pcstate.hh:56
gem5::GenericISA::PCStateWithNext::nupc
MicroPC nupc() const
Definition: pcstate.hh:272
gem5::RiscvISA::PCState
Definition: pcstate.hh:53
gem5::RiscvISA::PCState::compressed
bool compressed() const
Definition: pcstate.hh:74
gem5::GenericISA::PCStateWithNext::npc
Addr npc() const
Definition: pcstate.hh:266
gem5::RiscvISA::PCState::_rv32
bool _rv32
Definition: pcstate.hh:57
gem5::RiscvISA::PCState::clone
PCStateBase * clone() const override
Definition: pcstate.hh:62
gem5::RiscvISA::PCState::branching
bool branching() const override
Definition: pcstate.hh:80
pcstate.hh
gem5::SparcISA::PCState
GenericISA::DelaySlotUPCState< 4 > PCState
Definition: pcstate.hh:40
gem5::PCStateBase
Definition: pcstate.hh:57
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
gem5::RiscvISA::PCState::compressed
void compressed(bool c)
Definition: pcstate.hh:73
gem5::GenericISA::PCStateWithNext::upc
MicroPC upc() const
Definition: pcstate.hh:269

Generated on Thu Jul 28 2022 13:32:24 for gem5 by doxygen 1.8.17