gem5 v24.0.0.0
Loading...
Searching...
No Matches
rtc.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2021 Huawei International
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions are
16 * met: redistributions of source code must retain the above copyright
17 * notice, this list of conditions and the following disclaimer;
18 * redistributions in binary form must reproduce the above copyright
19 * notice, this list of conditions and the following disclaimer in the
20 * documentation and/or other materials provided with the distribution;
21 * neither the name of the copyright holders nor the names of its
22 * contributors may be used to endorse or promote products derived from
23 * this software without specific prior written permission.
24 *
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 */
37
38#ifndef __DEV_RISCV_RTC_HH__
39#define __DEV_RISCV_RTC_HH__
40
41#include "dev/intpin.hh"
42#include "dev/mc146818.hh"
43#include "params/RiscvRTC.hh"
44#include "sim/sim_object.hh"
45
46namespace gem5
47{
48
54class RiscvRTC : public SimObject
55{
56 public:
57
58 class RTC: public MC146818
59 {
60 public:
62
64
65 RTC(EventManager *em, const std::string &n, const struct tm time,
66 bool bcd, Tick frequency, int int_pin_count);
67
68 protected:
69 void handleEvent();
70 } rtc;
71
72 typedef RiscvRTCParams Params;
73
74 RiscvRTC(const Params &params);
75
76 Port & getPort(const std::string &if_name,
77 PortID idx=InvalidPortID) override;
78
79 void startup() override;
80
81 void serialize(CheckpointOut &cp) const override;
82 void unserialize(CheckpointIn &cp) override;
83};
84
85} // namespace gem5
86
87#endif //__DEV_RISCV_RTC_HH__
Real-Time Clock (MC146818)
Definition mc146818.hh:42
Ports are used to interface objects to each other.
Definition port.hh:62
RTC(EventManager *em, const std::string &n, const struct tm time, bool bcd, Tick frequency, int int_pin_count)
Definition rtc.cc:53
void handleEvent()
Definition rtc.cc:64
std::vector< std::unique_ptr< IntSource > > intPin
Definition rtc.hh:63
NOTE: This is a generic wrapper around the MC146818 RTC.
Definition rtc.hh:55
gem5::RiscvRTC::RTC rtc
RiscvRTCParams Params
Definition rtc.hh:72
Port & getPort(const std::string &if_name, PortID idx=InvalidPortID) override
Get a port with a given name and index.
Definition rtc.cc:73
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition rtc.cc:88
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition rtc.cc:95
RiscvRTC(const Params &params)
Definition rtc.cc:46
void startup() override
startup() is the final initialization call before simulation.
Definition rtc.cc:82
Abstract superclass for simulation objects.
STL vector class.
Definition stl.hh:37
const Params & params() const
Bitfield< 31 > n
Bitfield< 32 > tm
Definition misc.hh:112
Bitfield< 2 > em
Definition misc.hh:617
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
const PortID InvalidPortID
Definition types.hh:246
std::ostream CheckpointOut
Definition serialize.hh:66
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
Definition types.hh:245
uint64_t Tick
Tick count type.
Definition types.hh:58

Generated on Tue Jun 18 2024 16:24:03 for gem5 by doxygen 1.11.0