gem5 v24.0.0.0
Loading...
Searching...
No Matches
simple_memobj.cc
Go to the documentation of this file.
1/*
2 * Copyright (c) 2017 Jason Lowe-Power
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
30
31#include "base/trace.hh"
32#include "debug/SimpleMemobj.hh"
33
34namespace gem5
35{
36
37SimpleMemobj::SimpleMemobj(const SimpleMemobjParams &params) :
38 SimObject(params),
39 instPort(params.name + ".inst_port", this),
40 dataPort(params.name + ".data_port", this),
41 memPort(params.name + ".mem_side", this),
42 blocked(false)
43{
44}
45
46Port &
47SimpleMemobj::getPort(const std::string &if_name, PortID idx)
48{
49 panic_if(idx != InvalidPortID, "This object doesn't support vector ports");
50
51 // This is the name from the Python SimObject declaration (SimpleMemobj.py)
52 if (if_name == "mem_side") {
53 return memPort;
54 } else if (if_name == "inst_port") {
55 return instPort;
56 } else if (if_name == "data_port") {
57 return dataPort;
58 } else {
59 // pass it along to our super class
60 return SimObject::getPort(if_name, idx);
61 }
62}
63
64void
66{
67 // Note: This flow control is very simple since the memobj is blocking.
68
69 panic_if(blockedPacket != nullptr, "Should never try to send if blocked!");
70
71 // If we can't send the packet across the port, store it for later.
72 if (!sendTimingResp(pkt)) {
73 blockedPacket = pkt;
74 }
75}
76
79{
80 return owner->getAddrRanges();
81}
82
83void
85{
86 if (needRetry && blockedPacket == nullptr) {
87 // Only send a retry if the port is now completely free
88 needRetry = false;
89 DPRINTF(SimpleMemobj, "Sending retry req for %d\n", id);
90 sendRetryReq();
91 }
92}
93
94void
96{
97 // Just forward to the memobj.
98 return owner->handleFunctional(pkt);
99}
100
101bool
103{
104 // Just forward to the memobj.
105 if (!owner->handleRequest(pkt)) {
106 needRetry = true;
107 return false;
108 } else {
109 return true;
110 }
111}
112
113void
115{
116 // We should have a blocked packet if this function is called.
117 assert(blockedPacket != nullptr);
118
119 // Grab the blocked packet.
120 PacketPtr pkt = blockedPacket;
121 blockedPacket = nullptr;
122
123 // Try to resend it. It's possible that it fails again.
124 sendPacket(pkt);
125}
126
127void
129{
130 // Note: This flow control is very simple since the memobj is blocking.
131
132 panic_if(blockedPacket != nullptr, "Should never try to send if blocked!");
133
134 // If we can't send the packet across the port, store it for later.
135 if (!sendTimingReq(pkt)) {
136 blockedPacket = pkt;
137 }
138}
139
140bool
142{
143 // Just forward to the memobj.
144 return owner->handleResponse(pkt);
145}
146
147void
149{
150 // We should have a blocked packet if this function is called.
151 assert(blockedPacket != nullptr);
152
153 // Grab the blocked packet.
154 PacketPtr pkt = blockedPacket;
155 blockedPacket = nullptr;
156
157 // Try to resend it. It's possible that it fails again.
158 sendPacket(pkt);
159}
160
161void
163{
164 owner->sendRangeChange();
165}
166
167bool
169{
170 if (blocked) {
171 // There is currently an outstanding request. Stall.
172 return false;
173 }
174
175 DPRINTF(SimpleMemobj, "Got request for addr %#x\n", pkt->getAddr());
176
177 // This memobj is now blocked waiting for the response to this packet.
178 blocked = true;
179
180 // Simply forward to the memory port
181 memPort.sendPacket(pkt);
182
183 return true;
184}
185
186bool
188{
189 assert(blocked);
190 DPRINTF(SimpleMemobj, "Got response for addr %#x\n", pkt->getAddr());
191
192 // The packet is now done. We're about to put it in the port, no need for
193 // this object to continue to stall.
194 // We need to free the resource before sending the packet in case the CPU
195 // tries to send another request immediately (e.g., in the same callchain).
196 blocked = false;
197
198 // Simply forward to the memory port
199 if (pkt->req->isInstFetch()) {
200 instPort.sendPacket(pkt);
201 } else {
202 dataPort.sendPacket(pkt);
203 }
204
205 // For each of the cpu ports, if it needs to send a retry, it should do it
206 // now since this memory object may be unblocked now.
209
210 return true;
211}
212
213void
215{
216 // Just pass this on to the memory side to handle for now.
218}
219
222{
223 DPRINTF(SimpleMemobj, "Sending new ranges\n");
224 // Just use the same ranges as whatever is on the memory side.
225 return memPort.getAddrRanges();
226}
227
228void
234
235} // namespace gem5
#define DPRINTF(x,...)
Definition trace.hh:210
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition packet.hh:295
Addr getAddr() const
Definition packet.hh:807
RequestPtr req
A pointer to the original request.
Definition packet.hh:377
Ports are used to interface objects to each other.
Definition port.hh:62
AddrRangeList getAddrRanges() const
Get the address ranges of the connected responder port.
Definition port.cc:172
void sendFunctional(PacketPtr pkt) const
Send a functional request packet, where the data is instantly updated everywhere in the memory system...
Definition port.hh:579
bool sendTimingResp(PacketPtr pkt)
Attempt to send a timing response to the request port by calling its corresponding receive function.
Definition port.hh:454
void sendRangeChange() const
Called by the owner to send a range change.
Definition port.hh:380
Abstract superclass for simulation objects.
PacketPtr blockedPacket
If we tried to send a packet and it was blocked, store it here.
bool recvTimingReq(PacketPtr pkt) override
Receive a timing request from the request port.
void recvFunctional(PacketPtr pkt) override
Receive a functional request packet from the request port.
AddrRangeList getAddrRanges() const override
Get a list of the non-overlapping address ranges the owner is responsible for.
void recvRespRetry() override
Called by the request port if sendTimingResp was called on this response port (causing recvTimingResp...
void trySendRetry()
Send a retry to the peer port only if it is needed.
void sendPacket(PacketPtr pkt)
Send a packet across this port.
void recvRangeChange() override
Called to receive an address range change from the peer responder port.
bool recvTimingResp(PacketPtr pkt) override
Receive a timing response from the response port.
void recvReqRetry() override
Called by the response port if sendTimingReq was called on this request port (causing recvTimingReq t...
void sendPacket(PacketPtr pkt)
Send a packet across this port.
A very simple memory object.
bool handleResponse(PacketPtr pkt)
Handle the respone from the memory side.
MemSidePort memPort
Instantiation of the memory-side port.
Port & getPort(const std::string &if_name, PortID idx=InvalidPortID) override
Get a port with a given name and index.
bool handleRequest(PacketPtr pkt)
Handle the request from the CPU side.
CPUSidePort instPort
Instantiation of the CPU-side ports.
AddrRangeList getAddrRanges() const
Return the address ranges this memobj is responsible for.
bool blocked
True if this is currently blocked waiting for a response.
SimpleMemobj(const SimpleMemobjParams &params)
constructor
void handleFunctional(PacketPtr pkt)
Handle a packet functionally.
void sendRangeChange()
Tell the CPU side to ask for our memory ranges.
#define panic_if(cond,...)
Conditional panic macro that checks the supplied condition and only panics if the condition is true a...
Definition logging.hh:214
virtual Port & getPort(const std::string &if_name, PortID idx=InvalidPortID)
Get a port with a given name and index.
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
const PortID InvalidPortID
Definition types.hh:246
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
Definition types.hh:245
const std::string & name()
Definition trace.cc:48

Generated on Tue Jun 18 2024 16:24:04 for gem5 by doxygen 1.11.0