gem5 v24.0.0.0
Loading...
Searching...
No Matches
watchdog_sp805.hh
Go to the documentation of this file.
1/*
2 * Copyright (c) 2020 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions are
16 * met: redistributions of source code must retain the above copyright
17 * notice, this list of conditions and the following disclaimer;
18 * redistributions in binary form must reproduce the above copyright
19 * notice, this list of conditions and the following disclaimer in the
20 * documentation and/or other materials provided with the distribution;
21 * neither the name of the copyright holders nor the names of its
22 * contributors may be used to endorse or promote products derived from
23 * this software without specific prior written permission.
24 *
25 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 */
37
38#ifndef __DEV_ARM_WATCHDOG_SP805_HH__
39#define __DEV_ARM_WATCHDOG_SP805_HH__
40
42
43namespace gem5
44{
45
46struct Sp805Params;
47
55class Sp805 : public AmbaIntDevice
56{
57 public:
58 Sp805(const Sp805Params &params);
59
60 void serialize(CheckpointOut &cp) const override;
61 void unserialize(CheckpointIn &cp) override;
62
63 protected:
64 Tick read(PacketPtr pkt) override;
65 Tick write(PacketPtr pkt) override;
66
67 private:
68 enum Offset : Addr
69 {
70 WDOGLOAD = 0x000,
71 WDOGVALUE = 0x004,
72 WDOGCONTROL = 0x008,
73 WDOGINTCLR = 0x00c,
74 WDOGRIS = 0x010,
75 WDOGMIS = 0x014,
76 // 0x018 - 0xbfc -> Reserved
77 WDOGLOCK = 0xc00,
78 // 0xc04 - 0xefc -> Reserved
79 WDOGITCR = 0xf00,
80 WDOGITOP = 0xf04,
81 // 0xf08 - 0xfdc -> Reserved
82 // 0xfe0 - 0xfff -> CoreSight / Peripheral ID (AMBA ID)
83 };
84
87
90
93
95 bool enabled;
96
99
102
105
108
110 uint32_t value(void) const;
111
113 void timeoutExpired(void);
114
116 void restartCounter(void);
117
119 void stopCounter(void);
120
125 void sendInt(void);
126
128 void clearInt(void);
129
131 static constexpr uint32_t WDOGLOCK_MAGIC = 0x1acce551;
132};
133
134} // namespace gem5
135
136#endif // __DEV_ARM_WATCHDOG_SP805_HH__
This is a base class for AMBA devices that have to respond to Device and Implementer ID calls.
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition packet.hh:295
bool integrationTestEnabled
Indicates if integration test harness is enabled.
uint32_t value(void) const
Returns the current counter value.
uint32_t persistedValue
Value as persisted when the watchdog is stopped.
static constexpr uint32_t WDOGLOCK_MAGIC
If written into WdogLock, registers are unlocked for writes.
bool resetEnabled
Indicates if reset behaviour is enabled when counter reaches 0.
void restartCounter(void)
Restarts the counter to the current timeout interval.
void stopCounter(void)
Stops the counter when watchdog becomes disabled.
void clearInt(void)
Clears any active interrupts.
Tick write(PacketPtr pkt) override
Pure virtual function that the device must implement.
void serialize(CheckpointOut &cp) const override
Serialize an object.
uint32_t timeoutInterval
Timeout interval (in cycles) as specified in WdogLoad.
void sendInt(void)
Raises an interrupt.
void unserialize(CheckpointIn &cp) override
Unserialize an object.
bool enabled
Indicates if watchdog (counter and interrupt) is enabled.
Tick timeoutStartTick
Timeout start tick to keep track of the counter value.
void timeoutExpired(void)
Triggered when value reaches 0.
bool writeAccessEnabled
Indicates if write access to registers is enabled.
Tick read(PacketPtr pkt) override
Pure virtual function that the device must implement.
EventFunctionWrapper timeoutEvent
Timeout event, triggered when the counter value reaches 0.
Sp805(const Sp805Params &params)
const Params & params() const
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved.
Definition binary32.hh:36
std::ostream CheckpointOut
Definition serialize.hh:66
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition types.hh:147
uint64_t Tick
Tick count type.
Definition types.hh:58

Generated on Tue Jun 18 2024 16:24:03 for gem5 by doxygen 1.11.0