gem5  v22.0.0.2
exit_gen.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2017-2018 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
43 #ifndef __CPU_TRAFFIC_GEN_EXIT_GEN_HH__
44 #define __CPU_TRAFFIC_GEN_EXIT_GEN_HH__
45 
46 #include "base_gen.hh"
47 
48 namespace gem5
49 {
50 
55 class ExitGen : public BaseGen
56 {
57 
58  public:
59 
60  ExitGen(SimObject &obj, RequestorID requestor_id, Tick _duration)
61  : BaseGen(obj, requestor_id, _duration)
62  { }
63 
64  void enter();
65 
67 
68  Tick nextPacketTick(bool elastic, Tick delay) const;
69 
70 };
71 
72 } // namespace gem5
73 
74 #endif
gem5::ExitGen::nextPacketTick
Tick nextPacketTick(bool elastic, Tick delay) const
Determine the tick when the next packet is available.
Definition: exit_gen.cc:64
gem5::ExitGen
The exit generator exits from the simulation once entered.
Definition: exit_gen.hh:55
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:291
gem5::Tick
uint64_t Tick
Tick count type.
Definition: types.hh:58
gem5::SimObject
Abstract superclass for simulation objects.
Definition: sim_object.hh:146
gem5::BaseGen
Base class for all generators, with the shared functionality and virtual functions for entering,...
Definition: base_gen.hh:64
gem5::ExitGen::getNextPacket
PacketPtr getNextPacket()
Get the next generated packet.
Definition: exit_gen.cc:57
gem5::ExitGen::enter
void enter()
Enter this generator state.
Definition: exit_gen.cc:48
gem5::ExitGen::ExitGen
ExitGen(SimObject &obj, RequestorID requestor_id, Tick _duration)
Definition: exit_gen.hh:60
gem5::RequestorID
uint16_t RequestorID
Definition: request.hh:95
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
base_gen.hh

Generated on Thu Jul 28 2022 13:32:29 for gem5 by doxygen 1.8.17