hybrid_gen.hh

Go to the documentation of this file.

/*
 * Copyright (c) 2020 ARM Limited
 * All rights reserved
 *
 * The license below extends only to copyright in the software and shall
 * not be construed as granting a license to any other intellectual
 * property including but not limited to intellectual property relating
 * to a hardware implementation of the functionality of the software
 * licensed here under.  You may use the software subject to the license
 * terms below provided that you ensure that this notice is replicated
 * unmodified and in its entirety in all distributions of the software,
 * modified or unmodified, in source code or in binary form.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
 
#ifndef __CPU_TRAFFIC_GEN_HYBRID_GEN_HH__
#define __CPU_TRAFFIC_GEN_HYBRID_GEN_HH__
 
#include "base/bitfield.hh"
#include "base/intmath.hh"
#include "base_gen.hh"
#include "enums/AddrMap.hh"
#include "mem/packet.hh"
 
namespace gem5
{
 
class HybridGen : public BaseGen
{
 
  public:
 
    HybridGen(SimObject &obj,
           RequestorID requestor_id, Tick _duration,
           Addr start_addr_dram, Addr end_addr_dram,
           Addr blocksize_dram,
           Addr start_addr_nvm, Addr end_addr_nvm,
           Addr blocksize_nvm,
           Addr cacheline_size,
           Tick min_period, Tick max_period,
           uint8_t read_percent, Addr data_limit,
           unsigned int num_seq_pkts_dram, unsigned int page_size_dram,
           unsigned int nbr_of_banks_dram, unsigned int nbr_of_banks_util_dram,
           unsigned int num_seq_pkts_nvm, unsigned int buffer_size_nvm,
           unsigned int nbr_of_banks_nvm, unsigned int nbr_of_banks_util_nvm,
           enums::AddrMap addr_mapping,
           unsigned int nbr_of_ranks_dram,
           unsigned int nbr_of_ranks_nvm,
           uint8_t nvm_percent);
 
    void enter();
 
    PacketPtr getNextPacket();
 
    void genStartAddr(unsigned int new_bank , unsigned int new_rank);
 
    Tick nextPacketTick(bool elastic, Tick delay) const;
 
  protected:
    const Addr startAddrDram;
 
    const Addr endAddrDram;
 
    const Addr blocksizeDram;
 
    const Addr startAddrNvm;
 
    const Addr endAddrNvm;
 
    const Addr blocksizeNvm;
 
    const Addr cacheLineSize;
 
    const Tick minPeriod;
    const Tick maxPeriod;
 
    const uint8_t readPercent;
 
    const Addr dataLimit;
 
    const unsigned int numSeqPktsDram;
    const unsigned int numSeqPktsNvm;
 
    unsigned int countNumSeqPkts;
 
    Addr addr;
 
    const unsigned int pageSizeDram;
 
    const unsigned int pageBitsDram;
 
    const unsigned int bankBitsDram;
 
    const unsigned int blockBitsDram;
 
    const unsigned int nbrOfBanksDram;
 
    const unsigned int nbrOfBanksUtilDram;
 
    const unsigned int bufferSizeNvm;
 
    const unsigned int pageBitsNvm;
 
    const unsigned int bankBitsNvm;
 
    const unsigned int blockBitsNvm;
 
    const unsigned int nbrOfBanksNvm;
 
    const unsigned int nbrOfBanksUtilNvm;
 
    enums::AddrMap addrMapping;
 
    const unsigned int nbrOfRanksDram;
 
    const unsigned int rankBitsDram;
 
    const unsigned int nbrOfRanksNvm;
 
    const unsigned int rankBitsNvm;
 
    const uint8_t nvmPercent;
 
    bool isRead;
 
    bool isNvm;
 
    Addr dataManipulated;
 
    unsigned int numSeqPkts;
 
    Addr startAddr;
 
    Addr endAddr;
 
    Addr blocksize;
 
    unsigned int pageSize;
 
    unsigned int pageBits;
 
    unsigned int bankBits;
 
    unsigned int blockBits;
 
    unsigned int nbrOfBanks;
 
    unsigned int nbrOfBanksUtil;
 
    unsigned int nbrOfRanks;
 
    unsigned int rankBits;
 
};
 
} // namespace gem5
 
#endif