gem5  v19.0.0.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
AlphaISA::TLB Member List

This is the complete list of members for AlphaISA::TLB, including all inherited members.

_paramsSimObjectprotected
addStat(Stats::Info *info)Stats::Group
addStatGroup(const char *name, Group *block)Stats::Group
BaseTLB(const Params *p)BaseTLBinlineprotected
checkCacheability(const RequestPtr &req, bool itb=false)AlphaISA::TLBstatic
ckptCountSerializablestatic
ckptMaxCountSerializablestatic
ckptPrevCountSerializablestatic
currentSection()Serializablestatic
data_accessesAlphaISA::TLBprotected
data_acvAlphaISA::TLBprotected
data_hitsAlphaISA::TLBprotected
data_missesAlphaISA::TLBprotected
demapPage(Addr vaddr, uint64_t asn) overrideAlphaISA::TLBinlinevirtual
deschedule(Event &event)EventManagerinline
deschedule(Event *event)EventManagerinline
drain() overrideSimObjectinlinevirtual
Drainable()Drainableprotected
drainResume()Drainableinlineprotectedvirtual
drainState() constDrainableinline
EntryCacheAlphaISA::TLB
EventManager(EventManager &em)EventManagerinline
EventManager(EventManager *em)EventManagerinline
EventManager(EventQueue *eq)EventManagerinline
eventqEventManagerprotected
eventQueue() constEventManagerinline
Execute enum valueBaseTLB
fetch_accessesAlphaISA::TLBmutableprotected
fetch_acvAlphaISA::TLBmutableprotected
fetch_hitsAlphaISA::TLBmutableprotected
fetch_missesAlphaISA::TLBmutableprotected
finalizePhysical(const RequestPtr &req, ThreadContext *tc, Mode mode) const overrideAlphaISA::TLBvirtual
find(const char *name)SimObjectstatic
flushAddr(Addr addr, uint8_t asn)AlphaISA::TLB
flushAll() overrideAlphaISA::TLBvirtual
flushCache()AlphaISA::TLBinline
flushProcesses()AlphaISA::TLB
getPort(const std::string &if_name, PortID idx=InvalidPortID)SimObjectvirtual
getProbeManager()SimObject
getsize() constAlphaISA::TLBinline
getStatGroups() constStats::Group
getStats() constStats::Group
getTableWalkerPort()BaseTLBinlinevirtual
Group()=deleteStats::Group
Group(const Group &)=deleteStats::Group
Group(Group *parent, const char *name=nullptr)Stats::Group
index(bool advance=true)AlphaISA::TLB
init()SimObjectvirtual
initState()SimObjectvirtual
insert(Addr vaddr, TlbEntry &entry)AlphaISA::TLB
loadState(CheckpointIn &cp)SimObjectvirtual
lookup(Addr vpn, uint8_t asn)AlphaISA::TLBprotected
lookupTableAlphaISA::TLBprotected
memInvalidate()BaseTLBinlinevirtual
memWriteback()SimObjectinlinevirtual
Mode enum nameBaseTLB
name() constSimObjectinlinevirtual
nextnlu()AlphaISA::TLBinlineprotected
nluAlphaISA::TLBprotected
notifyFork()Drainableinlinevirtual
operator=(const Group &)=deleteStats::Group
PageTable typedefAlphaISA::TLBprotected
Params typedefAlphaISA::TLB
params() constSimObjectinline
preDumpStats()Stats::Groupvirtual
Read enum valueBaseTLB
read_accessesAlphaISA::TLBmutableprotected
read_acvAlphaISA::TLBmutableprotected
read_hitsAlphaISA::TLBmutableprotected
read_missesAlphaISA::TLBmutableprotected
regProbeListeners()SimObjectvirtual
regProbePoints()SimObjectvirtual
regStats() overrideAlphaISA::TLBvirtual
reschedule(Event &event, Tick when, bool always=false)EventManagerinline
reschedule(Event *event, Tick when, bool always=false)EventManagerinline
resetStats()Stats::Groupvirtual
schedule(Event &event, Tick when)EventManagerinline
schedule(Event *event, Tick when)EventManagerinline
Serializable()Serializable
serialize(CheckpointOut &cp) const overrideAlphaISA::TLBvirtual
serializeAll(CheckpointOut &cp)SimObjectstatic
Serializable::serializeAll(const std::string &cpt_dir)Serializablestatic
serializeSection(CheckpointOut &cp, const char *name) constSerializable
serializeSection(CheckpointOut &cp, const std::string &name) constSerializableinline
setCurTick(Tick newVal)EventManagerinline
signalDrainDone() constDrainableinlineprotected
SimObject(const Params *_params)SimObject
startup()SimObjectvirtual
tableAlphaISA::TLBprotected
takeOverFrom(BaseTLB *otlb) overrideAlphaISA::TLBinlinevirtual
TLB(const Params *p)AlphaISA::TLB
translateAtomic(const RequestPtr &req, ThreadContext *tc, Mode mode) overrideAlphaISA::TLBvirtual
translateData(const RequestPtr &req, ThreadContext *tc, bool write)AlphaISA::TLBprotected
translateFunctional(const RequestPtr &req, ThreadContext *tc, Mode mode)BaseTLBinlinevirtual
translateInst(const RequestPtr &req, ThreadContext *tc)AlphaISA::TLBprotected
translateTiming(const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode) overrideAlphaISA::TLBvirtual
unserialize(CheckpointIn &cp) overrideAlphaISA::TLBvirtual
unserializeGlobals(CheckpointIn &cp)Serializablestatic
unserializeSection(CheckpointIn &cp, const char *name)Serializable
unserializeSection(CheckpointIn &cp, const std::string &name)Serializableinline
updateCache(TlbEntry *entry)AlphaISA::TLBinline
validVirtualAddress(Addr vaddr)AlphaISA::TLBinlinestatic
wakeupEventQueue(Tick when=(Tick) -1)EventManagerinline
Write enum valueBaseTLB
write_accessesAlphaISA::TLBmutableprotected
write_acvAlphaISA::TLBmutableprotected
write_hitsAlphaISA::TLBmutableprotected
write_missesAlphaISA::TLBmutableprotected
~Drainable()Drainableprotectedvirtual
~Group()Stats::Groupvirtual
~Serializable()Serializablevirtual
~SimObject()SimObjectvirtual
~TLB()AlphaISA::TLBvirtual

Generated on Fri Feb 28 2020 16:27:18 for gem5 by doxygen 1.8.13