gem5
v19.0.0.0
Main Page
Related Pages
Modules
+
Namespaces
Namespace List
+
Namespace Members
+
All
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Functions
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
+
Variables
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Typedefs
a
b
c
d
e
f
g
h
i
m
n
o
p
r
s
t
u
v
w
x
+
Enumerations
a
b
c
d
e
f
i
l
m
o
p
r
s
t
v
x
+
Enumerator
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
+
Classes
Class List
Class Index
Class Hierarchy
+
Class Members
+
All
:
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
~
+
Functions
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
~
+
Variables
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Typedefs
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
y
+
Enumerations
a
b
c
d
e
f
g
h
i
l
m
o
p
r
s
t
u
w
+
Enumerator
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
+
Related Functions
:
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
+
Files
File List
+
File Members
+
All
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
+
Functions
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
z
+
Variables
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
r
s
t
u
v
z
+
Typedefs
a
b
c
d
e
f
g
h
i
l
m
n
o
p
r
s
t
u
v
w
+
Enumerations
a
b
c
d
e
f
g
i
l
m
o
p
r
s
t
v
w
+
Enumerator
a
b
c
d
e
f
g
h
i
l
m
n
o
p
q
r
s
t
u
v
w
x
+
Macros
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
•
All
Classes
Namespaces
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Friends
Macros
Modules
Pages
arch
hsail
gpu_isa.hh
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2016 Advanced Micro Devices, Inc.
3
* All rights reserved.
4
*
5
* For use for simulation and test purposes only
6
*
7
* Redistribution and use in source and binary forms, with or without
8
* modification, are permitted provided that the following conditions are met:
9
*
10
* 1. Redistributions of source code must retain the above copyright notice,
11
* this list of conditions and the following disclaimer.
12
*
13
* 2. Redistributions in binary form must reproduce the above copyright notice,
14
* this list of conditions and the following disclaimer in the documentation
15
* and/or other materials provided with the distribution.
16
*
17
* 3. Neither the name of the copyright holder nor the names of its contributors
18
* may be used to endorse or promote products derived from this software
19
* without specific prior written permission.
20
*
21
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
25
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31
* POSSIBILITY OF SUCH DAMAGE.
32
*
33
* Authors: Anthony Gutierrez
34
*/
35
36
#ifndef __ARCH_HSAIL_GPU_ISA_HH__
37
#define __ARCH_HSAIL_GPU_ISA_HH__
38
39
#include <cstdint>
40
41
#include "
arch/hsail/gpu_types.hh
"
42
#include "
base/logging.hh
"
43
#include "
base/types.hh
"
44
#include "
gpu-compute/misc.hh
"
45
46
namespace
HsailISA
47
{
48
class
GPUISA
49
{
50
public
:
51
GPUISA
()
52
{
53
}
54
55
void
56
writeMiscReg
(
int
opIdx,
RegVal
operandVal)
57
{
58
fatal
(
"HSAIL does not implement misc registers yet\n"
);
59
}
60
61
RegVal
62
readMiscReg
(
int
opIdx)
const
63
{
64
fatal
(
"HSAIL does not implement misc registers yet\n"
);
65
}
66
67
bool
hasScalarUnit
()
const
{
return
false
; }
68
69
uint32_t
70
advancePC
(uint32_t old_pc,
GPUDynInstPtr
gpuDynInst)
71
{
72
return
old_pc +
sizeof
(
RawMachInst
);
73
}
74
};
75
}
76
77
#endif // __ARCH_HSAIL_GPU_ISA_HH__
logging.hh
fatal
#define fatal(...)
This implements a cprintf based fatal() function.
Definition:
logging.hh:175
HsailISA::GPUISA::hasScalarUnit
bool hasScalarUnit() const
Definition:
gpu_isa.hh:67
gpu_types.hh
RegVal
uint64_t RegVal
Definition:
types.hh:168
HsailISA::GPUISA::readMiscReg
RegVal readMiscReg(int opIdx) const
Definition:
gpu_isa.hh:62
GPUDynInstPtr
std::shared_ptr< GPUDynInst > GPUDynInstPtr
Definition:
misc.hh:48
misc.hh
types.hh
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t.
HsailISA
Definition:
gpu_decoder.hh:51
HsailISA::GPUISA
Definition:
gpu_isa.hh:48
HsailISA::GPUISA::GPUISA
GPUISA()
Definition:
gpu_isa.hh:51
HsailISA::GPUISA::advancePC
uint32_t advancePC(uint32_t old_pc, GPUDynInstPtr gpuDynInst)
Definition:
gpu_isa.hh:70
HsailISA::GPUISA::writeMiscReg
void writeMiscReg(int opIdx, RegVal operandVal)
Definition:
gpu_isa.hh:56
HsailISA::RawMachInst
uint32_t RawMachInst
Definition:
gpu_types.hh:54
Generated on Fri Feb 28 2020 16:26:57 for gem5 by
doxygen
1.8.13