gem5  v19.0.0.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
decoder.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012 Google
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  *
28  * Authors: Gabe Black
29  */
30 
31 #ifndef __ARCH_SPARC_DECODER_HH__
32 #define __ARCH_SPARC_DECODER_HH__
33 
35 #include "arch/sparc/registers.hh"
36 #include "arch/types.hh"
37 #include "cpu/static_inst.hh"
38 
39 namespace SparcISA
40 {
41 
42 class ISA;
43 class Decoder
44 {
45  protected:
46  // The extended machine instruction being generated
48  bool instDone;
50 
51  public:
52  Decoder(ISA* isa = nullptr) : instDone(false), asi(0)
53  {}
54 
55  void process() {}
56 
57  void
59  {
60  instDone = false;
61  }
62 
63  // Use this to give data to the predecoder. This should be used
64  // when there is control flow.
65  void
66  moreBytes(const PCState &pc, Addr fetchPC, MachInst inst)
67  {
68  emi = betoh(inst);
69  // The I bit, bit 13, is used to figure out where the ASI
70  // should come from. Use that in the ExtMachInst. This is
71  // slightly redundant, but it removes the need to put a condition
72  // into all the execute functions
73  if (emi & (1 << 13)) {
74  emi |= (static_cast<ExtMachInst>(
75  asi << (sizeof(MachInst) * 8)));
76  } else {
77  emi |= (static_cast<ExtMachInst>(bits(emi, 12, 5))
78  << (sizeof(MachInst) * 8));
79  }
80  instDone = true;
81  }
82 
83  bool
85  {
86  return true;
87  }
88 
89  bool
91  {
92  return instDone;
93  }
94 
95  void
97  {
98  asi = _asi;
99  }
100 
101  void takeOverFrom(Decoder *old) {}
102 
103  protected:
106 
107  public:
109 
115  {
116  return defaultCache.decode(this, mach_inst, addr);
117  }
118 
121  {
122  if (!instDone)
123  return NULL;
124  instDone = false;
125  return decode(emi, nextPC.instAddr());
126  }
127 };
128 
129 } // namespace SparcISA
130 
131 #endif // __ARCH_SPARC_DECODER_HH__
static GenericISA::BasicDecodeCache defaultCache
A cache of decoded instruction objects.
Definition: decoder.hh:105
Addr instAddr() const
Returns the memory address the bytes of this instruction came from.
Definition: types.hh:70
bool needMoreBytes()
Definition: decoder.hh:84
uint32_t MachInst
Definition: types.hh:40
ip6_addr_t addr
Definition: inet.hh:335
uint64_t RegVal
Definition: types.hh:168
void setContext(RegVal _asi)
Definition: decoder.hh:96
Bitfield< 4 > pc
StaticInstPtr decode(SparcISA::PCState &nextPC)
Definition: decoder.hh:120
Decoder(ISA *isa=nullptr)
Definition: decoder.hh:52
void process()
Definition: decoder.hh:55
StaticInstPtr decode(TheISA::Decoder *const decoder, TheISA::ExtMachInst mach_inst, Addr addr)
Decode a machine instruction.
Definition: decode_cache.cc:42
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
ExtMachInst emi
Definition: decoder.hh:47
Definition: asi.cc:34
void takeOverFrom(Decoder *old)
Definition: decoder.hh:101
void moreBytes(const PCState &pc, Addr fetchPC, MachInst inst)
Definition: decoder.hh:66
StaticInstPtr decode(ExtMachInst mach_inst, Addr addr)
Decode a machine instruction.
Definition: decoder.hh:114
StaticInstPtr decodeInst(ExtMachInst mach_inst)
T betoh(T value)
Definition: byteswap.hh:147
uint64_t ExtMachInst
Definition: types.hh:41
T bits(T val, int first, int last)
Extract the bitfield from position &#39;first&#39; to &#39;last&#39; (inclusive) from &#39;val&#39; and right justify it...
Definition: bitfield.hh:72
bool instReady()
Definition: decoder.hh:90

Generated on Fri Feb 28 2020 16:26:55 for gem5 by doxygen 1.8.13