gem5 v24.0.0.0
|
Implementaton of AArch64 TLBI ALLE(1,2,3)(IS) instructions. More...
#include <tlbi_op.hh>
Public Member Functions | |
TLBIALLEL (TranslationRegime _target_regime, bool _secure) | |
void | operator() (ThreadContext *tc) override |
bool | match (TlbEntry *entry, vmid_t curr_vmid) const override |
bool | stage2Flush () const override |
Return true if the TLBI op needs to flush stage2 entries, Defaulting to false in the TLBIOp abstract class. | |
TLBIALLEL | makeStage2 () const |
Public Member Functions inherited from gem5::ArmISA::TLBIOp | |
TLBIOp (TranslationRegime _target_regime, bool _secure) | |
virtual | ~TLBIOp () |
void | broadcast (ThreadContext *tc) |
Broadcast the TLB Invalidate operation to all TLBs in the Arm system. | |
virtual bool | stage1Flush () const |
Return true if the TLBI op needs to flush stage1 entries, Defaulting to true in the TLBIOp abstract class. | |
Additional Inherited Members | |
Public Attributes inherited from gem5::ArmISA::TLBIOp | |
bool | secureLookup |
TranslationRegime | targetRegime |
Implementaton of AArch64 TLBI ALLE(1,2,3)(IS) instructions.
Definition at line 165 of file tlbi_op.hh.
|
inline |
Definition at line 168 of file tlbi_op.hh.
Referenced by makeStage2().
|
inline |
Definition at line 185 of file tlbi_op.hh.
References gem5::ArmISA::TLBIOp::secureLookup, gem5::ArmISA::TLBIOp::targetRegime, and TLBIALLEL().
Implements gem5::ArmISA::TLBIOp.
Definition at line 110 of file tlbi_op.cc.
References gem5::ArmISA::TLBIOp::secureLookup, gem5::ArmISA::TLBIOp::targetRegime, and gem5::ArmISA::te.
|
overridevirtual |
Reimplemented from gem5::ArmISA::TLBIOp.
Definition at line 98 of file tlbi_op.cc.
References gem5::ArmISA::MMU::flush(), gem5::ThreadContext::getCheckerCpuPtr(), and gem5::ArmISA::getMMUPtr().
|
inlineoverridevirtual |
Return true if the TLBI op needs to flush stage2 entries, Defaulting to false in the TLBIOp abstract class.
Reimplemented from gem5::ArmISA::TLBIOp.
Definition at line 177 of file tlbi_op.hh.
References gem5::ArmISA::EL10, gem5::ArmISA::EL20, and gem5::ArmISA::TLBIOp::targetRegime.