execute.hh

Go to the documentation of this file.

/*
 * Copyright (c) 2013-2014 ARM Limited
 * All rights reserved
 *
 * The license below extends only to copyright in the software and shall
 * not be construed as granting a license to any other intellectual
 * property including but not limited to intellectual property relating
 * to a hardware implementation of the functionality of the software
 * licensed hereunder.  You may use the software subject to the license
 * terms below provided that you ensure that this notice is replicated
 * unmodified and in its entirety in all distributions of the software,
 * modified or unmodified, in source code or in binary form.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
 
#ifndef __CPU_MINOR_EXECUTE_HH__
#define __CPU_MINOR_EXECUTE_HH__
 
#include <vector>
 
#include "base/named.hh"
#include "base/types.hh"
#include "cpu/minor/buffers.hh"
#include "cpu/minor/cpu.hh"
#include "cpu/minor/func_unit.hh"
#include "cpu/minor/lsq.hh"
#include "cpu/minor/pipe_data.hh"
#include "cpu/minor/scoreboard.hh"
 
namespace gem5
{
 
GEM5_DEPRECATED_NAMESPACE(Minor, minor);
namespace minor
{
 
class Execute : public Named
{
  protected:
 
    Latch<ForwardInstData>::Output inp;
 
    Latch<BranchData>::Input out;
 
    MinorCPU &cpu;
 
    unsigned int issueLimit;
 
    unsigned int memoryIssueLimit;
 
    unsigned int commitLimit;
 
    unsigned int memoryCommitLimit;
 
    bool processMoreThanOneInput;
 
    MinorFUPool &fuDescriptions;
 
    unsigned int numFuncUnits;
 
    Cycles longestFuLatency;
 
    bool setTraceTimeOnCommit;
 
    bool setTraceTimeOnIssue;
 
    bool allowEarlyMemIssue;
 
    unsigned int noCostFUIndex;
 
    LSQ lsq;
 
    std::vector<Scoreboard> scoreboard;
 
    std::vector<FUPipeline *> funcUnits;
 
  public: /* Public for Pipeline to be able to pass it to Decode */
    std::vector<InputBuffer<ForwardInstData>> inputBuffer;
 
  protected:
    enum DrainState
    {
        NotDraining, /* Not draining, possibly running */
        DrainCurrentInst, /* Draining to end of inst/macroop */
        DrainHaltFetch, /* Halting Fetch after completing current inst */
        DrainAllInsts /* Discarding all remaining insts */
    };
 
    struct ExecuteThreadInfo
    {
        ExecuteThreadInfo(unsigned int insts_committed) :
            inputIndex(0),
            lastCommitWasEndOfMacroop(true),
            instsBeingCommitted(insts_committed),
            streamSeqNum(InstId::firstStreamSeqNum),
            lastPredictionSeqNum(InstId::firstPredictionSeqNum),
            drainState(NotDraining)
        { }
 
        ExecuteThreadInfo(const ExecuteThreadInfo& other) :
            inputIndex(other.inputIndex),
            lastCommitWasEndOfMacroop(other.lastCommitWasEndOfMacroop),
            instsBeingCommitted(other.instsBeingCommitted),
            streamSeqNum(other.streamSeqNum),
            lastPredictionSeqNum(other.lastPredictionSeqNum),
            drainState(other.drainState)
        { }
 
        Queue<QueuedInst, ReportTraitsAdaptor<QueuedInst> > *inFlightInsts;
 
        Queue<QueuedInst, ReportTraitsAdaptor<QueuedInst> > *inFUMemInsts;
 
        unsigned int inputIndex;
 
        bool lastCommitWasEndOfMacroop;
 
        ForwardInstData instsBeingCommitted;
 
        InstSeqNum streamSeqNum;
 
        InstSeqNum lastPredictionSeqNum;
 
        DrainState drainState;
    };
 
    std::vector<ExecuteThreadInfo> executeInfo;
 
    ThreadID interruptPriority;
    ThreadID issuePriority;
    ThreadID commitPriority;
 
  protected:
    friend std::ostream &operator <<(std::ostream &os, DrainState state);
 
    const ForwardInstData *getInput(ThreadID tid);
 
    void popInput(ThreadID tid);
 
    void tryToBranch(MinorDynInstPtr inst, Fault fault, BranchData &branch);
 
    void updateBranchData(ThreadID tid, BranchData::Reason reason,
        MinorDynInstPtr inst, const PCStateBase &target, BranchData &branch);
 
    void handleMemResponse(MinorDynInstPtr inst,
        LSQ::LSQRequestPtr response, BranchData &branch,
        Fault &fault);
 
    bool executeMemRefInst(MinorDynInstPtr inst, BranchData &branch,
        bool &failed_predicate, Fault &fault);
 
    bool isInterrupted(ThreadID thread_id) const;
 
    bool isInbetweenInsts(ThreadID thread_id) const;
 
    bool takeInterrupt(ThreadID thread_id, BranchData &branch);
 
    unsigned int issue(ThreadID thread_id);
 
    bool tryPCEvents(ThreadID thread_id);
 
    void doInstCommitAccounting(MinorDynInstPtr inst);
 
    ThreadID checkInterrupts(BranchData& branch, bool& interrupted);
 
    bool hasInterrupt(ThreadID thread_id);
 
    bool commitInst(MinorDynInstPtr inst, bool early_memory_issue,
        BranchData &branch, Fault &fault, bool &committed,
        bool &completed_mem_issue);
 
    void commit(ThreadID thread_id, bool only_commit_microops, bool discard,
        BranchData &branch);
 
    void setDrainState(ThreadID thread_id, DrainState state);
 
    ThreadID getCommittingThread();
    ThreadID getIssuingThread();
 
  public:
    Execute(const std::string &name_,
        MinorCPU &cpu_,
        const BaseMinorCPUParams &params,
        Latch<ForwardInstData>::Output inp_,
        Latch<BranchData>::Input out_);
 
    ~Execute();
 
  public:
 
    MinorCPU::MinorCPUPort &getDcachePort();
 
    LSQ &getLSQ() { return lsq; }
 
    bool instIsRightStream(MinorDynInstPtr inst);
 
    bool instIsHeadInst(MinorDynInstPtr inst);
 
    void evaluate();
 
    void minorTrace() const;
 
    bool isDrained();
 
    unsigned int drain();
    void drainResume();
};
 
} // namespace minor
} // namespace gem5
 
#endif /* __CPU_MINOR_EXECUTE_HH__ */