gem5  v21.1.0.2
microdebug.hh
Go to the documentation of this file.
1 /*
2  * Copyright 2021 Google Inc.
3  *
4  * Redistribution and use in source and binary forms, with or without
5  * modification, are permitted provided that the following conditions are
6  * met: redistributions of source code must retain the above copyright
7  * notice, this list of conditions and the following disclaimer;
8  * redistributions in binary form must reproduce the above copyright
9  * notice, this list of conditions and the following disclaimer in the
10  * documentation and/or other materials provided with the distribution;
11  * neither the name of the copyright holders nor the names of its
12  * contributors may be used to endorse or promote products derived from
13  * this software without specific prior written permission.
14  *
15  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26  */
27 
28 #ifndef __ARCH_X86_INSTS_MICRODEBUG_HH__
29 #define __ARCH_X86_INSTS_MICRODEBUG_HH__
30 
32 
33 namespace gem5
34 {
35 
36 namespace X86ISA
37 {
38 
40 {
41  protected:
42  std::shared_ptr<GenericISA::M5DebugFault> fault;
43 
44  public:
45  MicroDebug(ExtMachInst mach_inst, const char *mnem, const char *inst_mnem,
46  uint64_t set_flags, GenericISA::M5DebugFault *_fault) :
47  X86MicroopBase(mach_inst, mnem, inst_mnem, set_flags, No_OpClass),
48  fault(_fault)
49  {}
50 
51  Fault
52  execute(ExecContext *xc, Trace::InstRecord *traceData) const override
53  {
54  return fault;
55  }
56 
57  std::string
59  const loader::SymbolTable *symtab) const override
60  {
61  std::stringstream response;
62 
63  printMnemonic(response, instMnem, mnemonic);
64  response << "\"" << fault->message() << "\"";
65 
66  return response.str();
67  }
68 };
69 
70 } // namespace X86ISA
71 } // namespace gem5
72 
73 #endif //__ARCH_X86_INSTS_MICRODEBUG_HH__
gem5::X86ISA::MicroDebug::execute
Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const override
Definition: microdebug.hh:52
gem5::X86ISA::pc
Bitfield< 19 > pc
Definition: misc.hh:811
gem5::GenericISA::M5DebugFault
Definition: debugfaults.hh:54
gem5::X86ISA::MicroDebug::fault
std::shared_ptr< GenericISA::M5DebugFault > fault
Definition: microdebug.hh:42
microop.hh
gem5::loader::SymbolTable
Definition: symtab.hh:65
gem5::Fault
std::shared_ptr< FaultBase > Fault
Definition: types.hh:255
gem5::X86ISA::MicroDebug::MicroDebug
MicroDebug(ExtMachInst mach_inst, const char *mnem, const char *inst_mnem, uint64_t set_flags, GenericISA::M5DebugFault *_fault)
Definition: microdebug.hh:45
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
gem5::X86ISA::ExtMachInst
Definition: types.hh:206
gem5::ExecContext
The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...
Definition: exec_context.hh:73
gem5::Trace::InstRecord
Definition: insttracer.hh:58
gem5::X86ISA::MicroDebug::generateDisassembly
std::string generateDisassembly(Addr pc, const loader::SymbolTable *symtab) const override
Internal function to generate disassembly string.
Definition: microdebug.hh:58
gem5::X86ISA::X86MicroopBase
Definition: microop.hh:97
gem5::X86ISA::X86MicroopBase::instMnem
const char * instMnem
Definition: microop.hh:100
gem5::StaticInst::mnemonic
const char * mnemonic
Base mnemonic (e.g., "add").
Definition: static_inst.hh:281
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::X86ISA::MicroDebug
Definition: microdebug.hh:39
gem5::X86ISA::X86StaticInst::printMnemonic
static void printMnemonic(std::ostream &os, const char *mnemonic)
Definition: static_inst.cc:51

Generated on Tue Sep 21 2021 12:24:51 for gem5 by doxygen 1.8.17