gem5  v21.1.0.2
noncaching.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012, 2018 ARM Limited
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __CPU_SIMPLE_NONCACHING_HH__
39 #define __CPU_SIMPLE_NONCACHING_HH__
40 
41 #include "base/addr_range_map.hh"
42 #include "cpu/simple/atomic.hh"
43 #include "mem/backdoor.hh"
44 #include "params/NonCachingSimpleCPU.hh"
45 
46 namespace gem5
47 {
48 
54 {
55  public:
56  NonCachingSimpleCPU(const NonCachingSimpleCPUParams &p);
57 
58  void verifyMemoryMode() const override;
59 
60  protected:
62 
63  Tick sendPacket(RequestPort &port, const PacketPtr &pkt) override;
64  Tick fetchInstMem() override;
65 };
66 
67 } // namespace gem5
68 
69 #endif // __CPU_SIMPLE_NONCACHING_HH__
gem5::AddrRangeMap
The AddrRangeMap uses an STL map to implement an interval tree for address decoding.
Definition: addr_range_map.hh:62
gem5::NonCachingSimpleCPU::fetchInstMem
Tick fetchInstMem() override
Definition: noncaching.cc:88
atomic.hh
backdoor.hh
gem5::NonCachingSimpleCPU::verifyMemoryMode
void verifyMemoryMode() const override
Verify that the system is in a memory mode supported by the CPU.
Definition: noncaching.cc:54
gem5::RequestPort
A RequestPort is a specialisation of a Port, which implements the default protocol for the three diff...
Definition: port.hh:77
gem5::AtomicSimpleCPU
Definition: atomic.hh:53
addr_range_map.hh
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
gem5::Tick
uint64_t Tick
Tick count type.
Definition: types.hh:58
gem5::NonCachingSimpleCPU::memBackdoors
AddrRangeMap< MemBackdoorPtr, 1 > memBackdoors
Definition: noncaching.hh:61
gem5::NonCachingSimpleCPU
The NonCachingSimpleCPU is an AtomicSimpleCPU using the 'atomic_noncaching' memory mode instead of ju...
Definition: noncaching.hh:53
gem5::NonCachingSimpleCPU::NonCachingSimpleCPU
NonCachingSimpleCPU(const NonCachingSimpleCPUParams &p)
Definition: noncaching.cc:45
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::NonCachingSimpleCPU::sendPacket
Tick sendPacket(RequestPort &port, const PacketPtr &pkt) override
Definition: noncaching.cc:63

Generated on Tue Sep 21 2021 12:25:06 for gem5 by doxygen 1.8.17