gem5  v22.0.0.2
tme64classic.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2020 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #include "arch/arm/faults.hh"
39 #include "arch/arm/insts/tme64.hh"
40 
41 namespace gem5
42 {
43 
44 using namespace ArmISA;
45 
46 namespace ArmISAInst {
47 
48 Fault
50  Trace::InstRecord *traceData) const
51 {
52  return std::make_shared<UndefinedInstruction>(machInst,
53  false,
54  mnemonic);
55 }
56 
57 Fault
59  Trace::InstRecord *traceData) const
60 {
61  return std::make_shared<UndefinedInstruction>(machInst,
62  false,
63  mnemonic);
64 }
65 
66 Fault
68  ExecContext *xc, Trace::InstRecord *traceData) const
69 {
70  return std::make_shared<UndefinedInstruction>(machInst,
71  false,
72  mnemonic);
73 }
74 
75 Fault
77  Trace::InstRecord *traceData) const
78 {
79  return std::make_shared<UndefinedInstruction>(machInst,
80  false,
81  mnemonic);
82 }
83 
84 Fault
86  Trace::InstRecord *traceData) const
87 {
88  return std::make_shared<UndefinedInstruction>(machInst,
89  false,
90  mnemonic);
91 }
92 
93 Fault
95  Trace::InstRecord *traceData) const
96 {
97  return std::make_shared<UndefinedInstruction>(machInst,
98  false,
99  mnemonic);
100 }
101 
102 Fault
104  Trace::InstRecord *traceData) const
105 {
106  return std::make_shared<UndefinedInstruction>(machInst,
107  false,
108  mnemonic);
109 
110 }
111 
112 } // namespace ArmISAInst
113 } // namespace gem5
gem5::ArmISAInst::Tstart64::initiateAcc
Fault initiateAcc(ExecContext *, Trace::InstRecord *) const
Definition: tme64classic.cc:49
gem5::ArmISAInst::Tcancel64::initiateAcc
Fault initiateAcc(ExecContext *, Trace::InstRecord *) const
Definition: tme64classic.cc:76
tme64.hh
gem5::ArmISAInst::Ttest64::execute
Fault execute(ExecContext *, Trace::InstRecord *) const
Definition: tme64classic.cc:67
gem5::Fault
std::shared_ptr< FaultBase > Fault
Definition: types.hh:248
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:291
gem5::ArmISAInst::Tcancel64::completeAcc
Fault completeAcc(PacketPtr, ExecContext *, Trace::InstRecord *) const
Definition: tme64classic.cc:85
gem5::ArmISAInst::Tstart64::completeAcc
Fault completeAcc(PacketPtr, ExecContext *, Trace::InstRecord *) const
Definition: tme64classic.cc:58
faults.hh
gem5::ExecContext
The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...
Definition: exec_context.hh:73
gem5::ArmISAInst::MicroTcommit64::initiateAcc
Fault initiateAcc(ExecContext *, Trace::InstRecord *) const
Definition: tme64classic.cc:94
gem5::Trace::InstRecord
Definition: insttracer.hh:61
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: gpu_translation_state.hh:37
gem5::ArmISAInst::MicroTcommit64::completeAcc
Fault completeAcc(PacketPtr, ExecContext *, Trace::InstRecord *) const
Definition: tme64classic.cc:103

Generated on Thu Jul 28 2022 13:32:24 for gem5 by doxygen 1.8.17