gem5  v22.1.0.0
microop.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2007 The Hewlett-Packard Development Company
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
39 
40 #include "arch/x86/regs/misc.hh"
41 
42 namespace gem5
43 {
44 
45 namespace X86ISA
46 {
47 
48 bool
49 X86MicroopBase::checkCondition(uint64_t flags, int condition) const
50 {
51  CCFlagBits ccflags = flags;
52  switch(condition)
53  {
55  return true;
57  return ccflags.ecf;
59  return ccflags.ezf;
61  return !(!ccflags.ezf && ccflags.zf);
63  panic("This condition is not implemented!");
65  panic("This condition is not implemented!");
67  panic("This condition is not implemented!");
69  return !ccflags.ezf && ccflags.zf;
70  //And no interrupts or debug traps are waiting
72  return ccflags.of;
74  return ccflags.cf;
76  return ccflags.zf;
78  return ccflags.cf | ccflags.zf;
80  return ccflags.sf;
82  return ccflags.pf;
84  return ccflags.sf ^ ccflags.of;
86  return (ccflags.sf ^ ccflags.of) | ccflags.zf;
88  return false;
90  return !ccflags.ecf;
92  return !ccflags.ezf;
94  return !ccflags.ezf && ccflags.zf;
96  panic("This condition is not implemented!");
98  panic("This condition is not implemented!");
100  panic("This condition is not implemented!");
102  return !ccflags.ezf && !ccflags.zf;
103  //And no interrupts or debug traps are waiting
105  return !ccflags.of;
107  return !ccflags.cf;
109  return !ccflags.zf;
111  return !(ccflags.cf | ccflags.zf);
113  return !ccflags.sf;
115  return !ccflags.pf;
117  return !(ccflags.sf ^ ccflags.of);
119  return !((ccflags.sf ^ ccflags.of) | ccflags.zf);
120  }
121  panic("Unknown condition: %d\n", condition);
122  return true;
123 }
124 
125 std::unique_ptr<PCStateBase>
127 {
128  PCStateBase *pcs = branch_pc.clone();
129  DPRINTF(X86, "branchTarget PC info: %s, Immediate: %lx\n", *pcs,
130  (int64_t)machInst.immediate);
131  auto &xpc = pcs->as<PCState>();
132  xpc.npc(xpc.npc() + (int64_t)machInst.immediate);
133  xpc.uEnd();
134  return std::unique_ptr<PCStateBase>{pcs};
135 }
136 
137 } // namespace X86ISA
138 } // namespace gem5
#define DPRINTF(x,...)
Definition: trace.hh:186
Target & as()
Definition: pcstate.hh:72
virtual PCStateBase * clone() const =0
std::bitset< Num_Flags > flags
Flag values for this instruction.
Definition: static_inst.hh:103
bool checkCondition(uint64_t flags, int condition) const
Definition: microop.cc:49
virtual std::unique_ptr< PCStateBase > branchTarget(const PCStateBase &pc) const
Return the target address for a PC-relative branch.
Definition: static_inst.cc:46
#define panic(...)
This implements a cprintf based panic() function.
Definition: logging.hh:178
uint8_t flags
Definition: helpers.cc:66
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....

Generated on Wed Dec 21 2022 10:22:28 for gem5 by doxygen 1.9.1