gem5  v21.1.0.2
simpoint.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012-2014 ARM Limited
3  * All rights reserved.
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
39 
40 #include "base/output.hh"
41 
42 namespace gem5
43 {
44 
45 SimPoint::SimPoint(const SimPointParams &p)
47  intervalSize(p.interval),
48  intervalCount(0),
49  intervalDrift(0),
50  simpointStream(NULL),
51  currentBBV(0, 0),
52  currentBBVInstCount(0)
53 {
54  simpointStream = simout.create(p.profile_file, false);
55  if (!simpointStream)
56  fatal("unable to open SimPoint profile_file");
57 }
58 
60 {
62 }
63 
64 void
66 {}
67 
68 void
70 {
72  SimPointListener;
73  listeners.push_back(new SimPointListener(this, "Commit",
75 }
76 
77 void
79 {
80  SimpleThread* thread = p.first;
81  const StaticInstPtr &inst = p.second;
82 
83  if (inst->isMicroop() && !inst->isLastMicroop())
84  return;
85 
87  currentBBV.first = thread->pcState().instAddr();
88 
89  ++intervalCount;
91 
92  // If inst is control inst, assume end of basic block.
93  if (inst->isControl()) {
94  currentBBV.second = thread->pcState().instAddr();
95 
96  auto map_itr = bbMap.find(currentBBV);
97  if (map_itr == bbMap.end()){
98  // If a new (previously unseen) basic block is found,
99  // add a new unique id, record num of insts and insert
100  // into bbMap.
101  BBInfo info;
102  info.id = bbMap.size() + 1;
103  info.insts = currentBBVInstCount;
104  info.count = currentBBVInstCount;
105  bbMap.insert(std::make_pair(currentBBV, info));
106  } else {
107  // If basic block is seen before, just increment the count by the
108  // number of insts in basic block.
109  BBInfo& info = map_itr->second;
110  info.count += currentBBVInstCount;
111  }
113 
114  // Reached end of interval if the sum of the current inst count
115  // (intervalCount) and the excessive inst count from the previous
116  // interval (intervalDrift) is greater than/equal to the interval size.
118  // summarize interval and display BBV info
120  for (auto map_itr = bbMap.begin(); map_itr != bbMap.end();
121  ++map_itr) {
122  BBInfo& info = map_itr->second;
123  if (info.count != 0) {
124  counts.push_back(std::make_pair(info.id, info.count));
125  info.count = 0;
126  }
127  }
128  std::sort(counts.begin(), counts.end());
129 
130  // Print output BBV info
131  *simpointStream->stream() << "T";
132  for (auto cnt_itr = counts.begin(); cnt_itr != counts.end();
133  ++cnt_itr) {
134  *simpointStream->stream() << ":" << cnt_itr->first
135  << ":" << cnt_itr->second << " ";
136  }
137  *simpointStream->stream() << "\n";
138 
140  intervalCount = 0;
141  }
142  }
143 }
144 
145 } // namespace gem5
gem5::SimPoint::BBInfo::insts
uint64_t insts
Num of static insts in BB.
Definition: simpoint.hh:116
fatal
#define fatal(...)
This implements a cprintf based fatal() function.
Definition: logging.hh:189
gem5::StaticInst::isMicroop
bool isMicroop() const
Definition: static_inst.hh:208
gem5::SimPoint::BBInfo::id
uint64_t id
Unique ID.
Definition: simpoint.hh:114
gem5::StaticInst::isControl
bool isControl() const
Definition: static_inst.hh:182
gem5::SimPoint::intervalSize
const uint64_t intervalSize
SimPoint profiling interval size in instructions.
Definition: simpoint.hh:101
gem5::ProbeListenerObject::listeners
std::vector< ProbeListener * > listeners
Definition: probe.hh:111
gem5::simout
OutputDirectory simout
Definition: output.cc:62
gem5::SimPoint::BBInfo
Basic Block information.
Definition: simpoint.hh:111
std::vector
STL vector class.
Definition: stl.hh:37
gem5::OutputDirectory::create
OutputStream * create(const std::string &name, bool binary=false, bool no_gz=false)
Creates a file in this directory (optionally compressed).
Definition: output.cc:210
gem5::ProbeListenerObject
This class is a minimal wrapper around SimObject.
Definition: probe.hh:107
gem5::ProbeListenerArg
ProbeListenerArg generates a listener for the class of Arg and the class type T which is the class co...
Definition: probe.hh:228
gem5::SimpleThread
The SimpleThread object provides a combination of the ThreadState object and the ThreadContext interf...
Definition: simple_thread.hh:94
output.hh
gem5::SimPoint::regProbeListeners
virtual void regProbeListeners()
Register probe listeners for this object.
Definition: simpoint.cc:69
gem5::RefCountingPtr< StaticInst >
gem5::SimPoint::intervalCount
uint64_t intervalCount
Inst count in current basic block.
Definition: simpoint.hh:104
gem5::SimPoint::~SimPoint
virtual ~SimPoint()
Definition: simpoint.cc:59
gem5::OutputStream::stream
std::ostream * stream() const
Get the output underlying output stream.
Definition: output.hh:62
gem5::OutputDirectory::close
void close(OutputStream *file)
Closes an output file and free the corresponding OutputFile.
Definition: output.cc:147
gem5::SimPoint::currentBBV
BasicBlockRange currentBBV
Currently executing basic block.
Definition: simpoint.hh:124
gem5::SimPoint::profile
void profile(const std::pair< SimpleThread *, StaticInstPtr > &)
Profile basic blocks for SimPoints.
Definition: simpoint.cc:78
gem5::MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
gem5::SimPoint::bbMap
std::unordered_map< BasicBlockRange, BBInfo > bbMap
Hash table containing all previously seen basic blocks.
Definition: simpoint.hh:122
gem5::SimPoint::SimPoint
SimPoint(const SimPointParams &params)
Definition: simpoint.cc:45
gem5::SimPoint::currentBBVInstCount
uint64_t currentBBVInstCount
inst count in current basic block
Definition: simpoint.hh:126
gem5::SimpleThread::pcState
TheISA::PCState pcState() const override
Definition: simple_thread.hh:430
std::pair
STL pair class.
Definition: stl.hh:58
gem5::StaticInst::isLastMicroop
bool isLastMicroop() const
Definition: static_inst.hh:210
gem5::SimPoint::init
virtual void init()
init() is called after all C++ SimObjects have been created and all ports are connected.
Definition: simpoint.cc:65
gem5::SimPoint::intervalDrift
uint64_t intervalDrift
Excess inst count from previous interval.
Definition: simpoint.hh:106
simpoint.hh
gem5::SimPoint::BBInfo::count
uint64_t count
Accumulated dynamic inst count executed by BB.
Definition: simpoint.hh:118
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::SimPoint::simpointStream
OutputStream * simpointStream
Pointer to SimPoint BBV output stream.
Definition: simpoint.hh:108

Generated on Tue Sep 21 2021 12:25:06 for gem5 by doxygen 1.8.17