gem5  v21.1.0.2
smmu_v3_ports.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2013, 2018-2019 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #include "dev/arm/smmu_v3_ports.hh"
39 
40 #include "base/logging.hh"
41 #include "dev/arm/smmu_v3.hh"
43 
44 namespace gem5
45 {
46 
47 SMMURequestPort::SMMURequestPort(const std::string &_name, SMMUv3 &_smmu) :
48  RequestPort(_name, &_smmu),
49  smmu(_smmu)
50 {}
51 
52 bool
54 {
55  return smmu.recvTimingResp(pkt);
56 }
57 
58 void
60 {
61  return smmu.recvReqRetry();
62 }
63 
64 SMMUTableWalkPort::SMMUTableWalkPort(const std::string &_name,
65  SMMUv3 &_smmu) :
66  RequestPort(_name, &_smmu),
67  smmu(_smmu)
68 {}
69 
70 bool
72 {
73  return smmu.tableWalkRecvTimingResp(pkt);
74 }
75 
76 void
78 {
79  return smmu.tableWalkRecvReqRetry();
80 }
81 
82 SMMUDevicePort::SMMUDevicePort(const std::string &_name,
84  PortID _id)
85 :
86  QueuedResponsePort(_name, &_ifc, respQueue, _id),
87  ifc(_ifc),
88  respQueue(_ifc, *this)
89 {}
90 
91 void
93 {
95  recvAtomic(pkt);
96 }
97 
98 Tick
100 {
101  return ifc.recvAtomic(pkt);
102 }
103 
104 bool
106 {
107  return ifc.recvTimingReq(pkt);
108 }
109 
110 SMMUControlPort::SMMUControlPort(const std::string &_name,
111  SMMUv3 &_smmu, AddrRange _addrRange)
112 :
113  SimpleTimingPort(_name, &_smmu),
114  smmu(_smmu),
115  addrRange(_addrRange)
116 {}
117 
118 Tick
120 {
121  Addr addr = pkt->getAddr();
122  unsigned size = pkt->getSize();
123 
124  if (!addrRange.contains(addr) || !addrRange.contains(addr+size))
125  panic("SMMU: invalid address on control port %x, packet size %d",
126  addr, size);
127 
128  // @todo: We need to pay for this and not just zero it out
129  pkt->headerDelay = pkt->payloadDelay = 0;
130 
131  return pkt->isRead() ? smmu.readControl(pkt) : smmu.writeControl(pkt);
132 }
133 
136 {
138  list.push_back(addrRange);
139  return list;
140 }
141 
142 SMMUATSMemoryPort::SMMUATSMemoryPort(const std::string &_name,
143  SMMUv3DeviceInterface &_ifc) :
144  QueuedRequestPort(_name, &_ifc, reqQueue, snoopRespQueue),
145  ifc(_ifc),
146  reqQueue(_ifc, *this),
147  snoopRespQueue(_ifc, *this)
148 {}
149 
150 bool
152 {
153  return ifc.atsRecvTimingResp(pkt);
154 }
155 
156 SMMUATSDevicePort::SMMUATSDevicePort(const std::string &_name,
157  SMMUv3DeviceInterface &_ifc) :
158  QueuedResponsePort(_name, &_ifc, respQueue),
159  ifc(_ifc),
160  respQueue(_ifc, *this)
161 {}
162 
163 void
165 {
166  panic("Functional access on ATS port!");
167 }
168 
169 Tick
171 {
172  return ifc.atsRecvAtomic(pkt);
173 }
174 
175 bool
177 {
178  return ifc.atsRecvTimingReq(pkt);
179 }
180 
181 } // namespace gem5
gem5::SMMURequestPort::recvReqRetry
virtual void recvReqRetry()
Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on th...
Definition: smmu_v3_ports.cc:59
gem5::SMMUv3DeviceInterface::recvTimingReq
bool recvTimingReq(PacketPtr pkt)
Definition: smmu_v3_deviceifc.cc:144
gem5::PortID
int16_t PortID
Port index/ID type, and a symbolic name for an invalid port id.
Definition: types.hh:252
gem5::SMMUATSMemoryPort::SMMUATSMemoryPort
SMMUATSMemoryPort(const std::string &_name, SMMUv3DeviceInterface &_ifc)
Definition: smmu_v3_ports.cc:142
gem5::SMMUATSDevicePort::SMMUATSDevicePort
SMMUATSDevicePort(const std::string &_name, SMMUv3DeviceInterface &_ifc)
Definition: smmu_v3_ports.cc:156
gem5::SMMUControlPort::getAddrRanges
virtual AddrRangeList getAddrRanges() const
Get a list of the non-overlapping address ranges the owner is responsible for.
Definition: smmu_v3_ports.cc:135
gem5::SMMUATSMemoryPort::recvTimingResp
virtual bool recvTimingResp(PacketPtr pkt)
Receive a timing response from the peer.
Definition: smmu_v3_ports.cc:151
gem5::SMMUATSDevicePort::recvTimingReq
virtual bool recvTimingReq(PacketPtr pkt)
Receive a timing request from the peer.
Definition: smmu_v3_ports.cc:176
gem5::SMMUDevicePort::recvTimingReq
virtual bool recvTimingReq(PacketPtr pkt)
Receive a timing request from the peer.
Definition: smmu_v3_ports.cc:105
gem5::SMMUATSMemoryPort::ifc
SMMUv3DeviceInterface & ifc
Definition: smmu_v3_ports.hh:115
gem5::QueuedRequestPort
The QueuedRequestPort combines two queues, a request queue and a snoop response queue,...
Definition: qport.hh:109
gem5::AddrRange::contains
bool contains(const Addr &a) const
Determine if the range contains an address.
Definition: addr_range.hh:438
gem5::SMMUATSDevicePort::ifc
SMMUv3DeviceInterface & ifc
Definition: smmu_v3_ports.hh:129
gem5::SMMUTableWalkPort::SMMUTableWalkPort
SMMUTableWalkPort(const std::string &_name, SMMUv3 &_smmu)
Definition: smmu_v3_ports.cc:64
gem5::SMMUTableWalkPort::recvTimingResp
virtual bool recvTimingResp(PacketPtr pkt)
Receive a timing response from the peer.
Definition: smmu_v3_ports.cc:71
sc_dt::list
static scfx_rep_node * list
Definition: scfx_rep.cc:368
gem5::SMMUv3::writeControl
Tick writeControl(PacketPtr pkt)
Definition: smmu_v3.cc:620
gem5::SMMUDevicePort::SMMUDevicePort
SMMUDevicePort(const std::string &_name, SMMUv3DeviceInterface &_ifc, PortID _id=InvalidPortID)
Definition: smmu_v3_ports.cc:82
gem5::Packet::headerDelay
uint32_t headerDelay
The extra delay from seeing the packet until the header is transmitted.
Definition: packet.hh:420
gem5::SMMURequestPort::smmu
SMMUv3 & smmu
Definition: smmu_v3_ports.hh:53
gem5::SMMUv3::recvTimingResp
bool recvTimingResp(PacketPtr pkt)
Definition: smmu_v3.cc:133
gem5::SMMUDevicePort::ifc
SMMUv3DeviceInterface & ifc
Definition: smmu_v3_ports.hh:80
gem5::SMMUv3
Definition: smmu_v3.hh:85
gem5::SMMURequestPort::recvTimingResp
virtual bool recvTimingResp(PacketPtr pkt)
Receive a timing response from the peer.
Definition: smmu_v3_ports.cc:53
gem5::RequestPort
A RequestPort is a specialisation of a Port, which implements the default protocol for the three diff...
Definition: port.hh:77
gem5::SMMUv3DeviceInterface::atsRecvAtomic
Tick atsRecvAtomic(PacketPtr pkt)
Definition: smmu_v3_deviceifc.cc:176
gem5::SimpleTimingPort
The simple timing port uses a queued port to implement recvFunctional and recvTimingReq through recvA...
Definition: tport.hh:62
gem5::Packet::payloadDelay
uint32_t payloadDelay
The extra pipelining delay from seeing the packet until the end of payload is transmitted by the comp...
Definition: packet.hh:438
gem5::SMMUTableWalkPort::smmu
SMMUv3 & smmu
Definition: smmu_v3_ports.hh:67
gem5::SMMUv3DeviceInterface::atsRecvTimingReq
bool atsRecvTimingReq(PacketPtr pkt)
Definition: smmu_v3_deviceifc.cc:194
gem5::SMMUv3::recvReqRetry
void recvReqRetry()
Definition: smmu_v3.cc:150
gem5::SMMUDevicePort::respQueue
RespPacketQueue respQueue
Definition: smmu_v3_ports.hh:81
gem5::PacketQueue::trySatisfyFunctional
bool trySatisfyFunctional(PacketPtr pkt)
Check the list of buffered packets against the supplied functional request.
Definition: packet_queue.cc:87
gem5::SMMUDevicePort::recvAtomic
virtual Tick recvAtomic(PacketPtr pkt)
Receive an atomic request packet from the peer.
Definition: smmu_v3_ports.cc:99
gem5::Packet::isRead
bool isRead() const
Definition: packet.hh:582
smmu_v3_ports.hh
gem5::SMMUv3::tableWalkRecvReqRetry
void tableWalkRecvReqRetry()
Definition: smmu_v3.cc:196
gem5::QueuedResponsePort
A queued port is a port that has an infinite queue for outgoing packets and thus decouples the module...
Definition: qport.hh:61
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::Tick
uint64_t Tick
Tick count type.
Definition: types.hh:58
gem5::SMMUv3::readControl
Tick readControl(PacketPtr pkt)
Definition: smmu_v3.cc:587
gem5::SMMUv3DeviceInterface
Definition: smmu_v3_deviceifc.hh:58
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
gem5::SMMUATSDevicePort::recvAtomic
virtual Tick recvAtomic(PacketPtr pkt)
Receive an atomic request packet from the peer.
Definition: smmu_v3_ports.cc:170
gem5::SMMUv3::tableWalkRecvTimingResp
bool tableWalkRecvTimingResp(PacketPtr pkt)
Definition: smmu_v3.cc:179
smmu_v3_deviceifc.hh
gem5::SMMUControlPort::addrRange
AddrRange addrRange
Definition: smmu_v3_ports.hh:101
gem5::SMMUATSDevicePort::recvFunctional
virtual void recvFunctional(PacketPtr pkt)
Receive a functional request packet from the peer.
Definition: smmu_v3_ports.cc:164
gem5::SMMUTableWalkPort::recvReqRetry
virtual void recvReqRetry()
Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on th...
Definition: smmu_v3_ports.cc:77
gem5::SMMUv3DeviceInterface::recvAtomic
Tick recvAtomic(PacketPtr pkt)
Definition: smmu_v3_deviceifc.cc:128
smmu_v3.hh
gem5::SMMUControlPort::smmu
SMMUv3 & smmu
Definition: smmu_v3_ports.hh:100
gem5::SMMURequestPort::SMMURequestPort
SMMURequestPort(const std::string &_name, SMMUv3 &_smmu)
Definition: smmu_v3_ports.cc:47
gem5::SMMUControlPort::SMMUControlPort
SMMUControlPort(const std::string &_name, SMMUv3 &_smmu, AddrRange _addrRange)
Definition: smmu_v3_ports.cc:110
logging.hh
gem5::SMMUDevicePort::recvFunctional
virtual void recvFunctional(PacketPtr pkt)
Receive a functional request packet from the peer.
Definition: smmu_v3_ports.cc:92
gem5::SMMUControlPort::recvAtomic
virtual Tick recvAtomic(PacketPtr pkt)
Receive an atomic request packet from the peer.
Definition: smmu_v3_ports.cc:119
gem5::AddrRange
The AddrRange class encapsulates an address range, and supports a number of tests to check if two ran...
Definition: addr_range.hh:71
std::list< AddrRange >
gem5::Packet::getAddr
Addr getAddr() const
Definition: packet.hh:781
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::SMMUv3DeviceInterface::atsRecvTimingResp
bool atsRecvTimingResp(PacketPtr pkt)
Definition: smmu_v3_deviceifc.cc:219
gem5::Packet::getSize
unsigned getSize() const
Definition: packet.hh:791
panic
#define panic(...)
This implements a cprintf based panic() function.
Definition: logging.hh:177
gem5::X86ISA::addr
Bitfield< 3 > addr
Definition: types.hh:84

Generated on Tue Sep 21 2021 12:25:14 for gem5 by doxygen 1.8.17