gem5 v24.0.0.0
|
#include <fstream>
#include <memory>
#include <unordered_map>
#include "base/trace.hh"
#include "base/types.hh"
#include "cpu/static_inst.hh"
#include "cpu/thread_context.hh"
#include "mem/request.hh"
#include "params/TarmacParser.hh"
#include "sim/insttracer.hh"
#include "tarmac_base.hh"
Go to the source code of this file.
Classes | |
class | gem5::trace::TarmacParserRecord |
struct | gem5::trace::TarmacParserRecord::TarmacParserRecordEvent |
Event triggered to check the value of the destination registers. More... | |
struct | gem5::trace::TarmacParserRecord::ParserInstEntry |
struct | gem5::trace::TarmacParserRecord::ParserRegEntry |
struct | gem5::trace::TarmacParserRecord::ParserMemEntry |
class | gem5::trace::TarmacParser |
Tarmac Parser: this tracer parses an existing Tarmac trace and it diffs it with gem5 simulation status, comparing results and reporting architectural mismatches if any. More... | |
Namespaces | |
namespace | gem5 |
Copyright (c) 2024 - Pranith Kumar Copyright (c) 2020 Inria All rights reserved. | |
namespace | gem5::trace |