gem5
v19.0.0.0
Main Page
Related Pages
Modules
+
Namespaces
Namespace List
+
Namespace Members
+
All
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Functions
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
+
Variables
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Typedefs
a
b
c
d
e
f
g
h
i
m
n
o
p
r
s
t
u
v
w
x
+
Enumerations
a
b
c
d
e
f
i
l
m
o
p
r
s
t
v
x
+
Enumerator
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
+
Classes
Class List
Class Index
Class Hierarchy
+
Class Members
+
All
:
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
~
+
Functions
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
~
+
Variables
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Typedefs
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
y
+
Enumerations
a
b
c
d
e
f
g
h
i
l
m
o
p
r
s
t
u
w
+
Enumerator
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
+
Related Functions
:
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
+
Files
File List
+
File Members
+
All
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
+
Functions
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
z
+
Variables
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
r
s
t
u
v
z
+
Typedefs
a
b
c
d
e
f
g
h
i
l
m
n
o
p
r
s
t
u
v
w
+
Enumerations
a
b
c
d
e
f
g
i
l
m
o
p
r
s
t
v
w
+
Enumerator
a
b
c
d
e
f
g
h
i
l
m
n
o
p
q
r
s
t
u
v
w
x
+
Macros
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
•
All
Classes
Namespaces
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Friends
Macros
Modules
Pages
arch
generic
interrupts.hh
Go to the documentation of this file.
1
/*
2
* Copyright 2019 Google, Inc.
3
*
4
* Redistribution and use in source and binary forms, with or without
5
* modification, are permitted provided that the following conditions are
6
* met: redistributions of source code must retain the above copyright
7
* notice, this list of conditions and the following disclaimer;
8
* redistributions in binary form must reproduce the above copyright
9
* notice, this list of conditions and the following disclaimer in the
10
* documentation and/or other materials provided with the distribution;
11
* neither the name of the copyright holders nor the names of its
12
* contributors may be used to endorse or promote products derived from
13
* this software without specific prior written permission.
14
*
15
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
*
27
* Authors: Gabe Black
28
*/
29
30
#ifndef __ARCH_GENERIC_INTERRUPTS_HH__
31
#define __ARCH_GENERIC_INTERRUPTS_HH__
32
33
#include "params/BaseInterrupts.hh"
34
#include "
sim/sim_object.hh
"
35
36
class
ThreadContext
;
37
class
BaseCPU
;
38
39
class
BaseInterrupts
:
public
SimObject
40
{
41
protected
:
42
BaseCPU
*
cpu
;
43
44
public
:
45
typedef
BaseInterruptsParams
Params
;
46
47
BaseInterrupts
(Params *
p
) :
SimObject
(p) {}
48
49
virtual
void
setCPU
(
BaseCPU
* newCPU) = 0;
50
51
const
Params *
52
params
()
const
53
{
54
return
dynamic_cast<
const
Params *
>
(
_params
);
55
}
56
57
/*
58
* Functions for retrieving interrupts for the CPU to handle.
59
*/
60
61
/*
62
* Return whether there are any interrupts waiting to be recognized.
63
*/
64
virtual
bool
checkInterrupts
(
ThreadContext
*tc)
const
= 0;
65
/*
66
* Return an interrupt to process. This should return an interrupt exactly
67
* when checkInterrupts returns true.
68
*/
69
virtual
Fault
getInterrupt
(
ThreadContext
*tc) = 0;
70
/*
71
* Update interrupt related state after an interrupt has been processed.
72
*/
73
virtual
void
updateIntrInfo
(
ThreadContext
*tc) = 0;
74
75
/*
76
* Old functions needed for compatability but which will be phased out
77
* eventually.
78
*/
79
virtual
void
80
post
(
int
int_num,
int
index
)
81
{
82
panic
(
"Interrupts::post unimplemented!\n"
);
83
}
84
85
virtual
void
86
clear
(
int
int_num,
int
index
)
87
{
88
panic
(
"Interrupts::clear unimplemented!\n"
);
89
}
90
91
virtual
void
92
clearAll
()
93
{
94
panic
(
"Interrupts::clearAll unimplemented!\n"
);
95
}
96
};
97
98
#endif // __ARCH_GENERIC_INTERRUPTS_HH__
panic
#define panic(...)
This implements a cprintf based panic() function.
Definition:
logging.hh:167
MipsISA::index
Bitfield< 30, 0 > index
Definition:
pra_constants.hh:46
BaseInterrupts::clearAll
virtual void clearAll()
Definition:
interrupts.hh:92
ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU...
Definition:
thread_context.hh:93
BaseInterrupts::getInterrupt
virtual Fault getInterrupt(ThreadContext *tc)=0
BaseInterrupts::setCPU
virtual void setCPU(BaseCPU *newCPU)=0
BaseInterrupts::clear
virtual void clear(int int_num, int index)
Definition:
interrupts.hh:86
BaseInterrupts::updateIntrInfo
virtual void updateIntrInfo(ThreadContext *tc)=0
BaseInterrupts
Definition:
interrupts.hh:39
BaseInterrupts::params
const Params * params() const
Definition:
interrupts.hh:52
BaseInterrupts::checkInterrupts
virtual bool checkInterrupts(ThreadContext *tc) const =0
BaseInterrupts::BaseInterrupts
BaseInterrupts(Params *p)
Definition:
interrupts.hh:47
BaseInterrupts::Params
BaseInterruptsParams Params
Definition:
interrupts.hh:45
sim_object.hh
SimObject::_params
const SimObjectParams * _params
Cached copy of the object parameters.
Definition:
sim_object.hh:110
BaseCPU
Definition:
cpu_dummy.hh:45
MipsISA::p
Bitfield< 0 > p
Definition:
pra_constants.hh:325
Fault
std::shared_ptr< FaultBase > Fault
Definition:
types.hh:240
SimObject
Abstract superclass for simulation objects.
Definition:
sim_object.hh:96
BaseInterrupts::post
virtual void post(int int_num, int index)
Definition:
interrupts.hh:80
BaseInterrupts::cpu
BaseCPU * cpu
Definition:
interrupts.hh:42
Generated on Fri Feb 28 2020 16:26:56 for gem5 by
doxygen
1.8.13