gem5  v19.0.0.0
All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Modules Pages
t1000.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2004-2005 The Regents of The University of Michigan
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are
7  * met: redistributions of source code must retain the above copyright
8  * notice, this list of conditions and the following disclaimer;
9  * redistributions in binary form must reproduce the above copyright
10  * notice, this list of conditions and the following disclaimer in the
11  * documentation and/or other materials provided with the distribution;
12  * neither the name of the copyright holders nor the names of its
13  * contributors may be used to endorse or promote products derived from
14  * this software without specific prior written permission.
15  *
16  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27  *
28  * Authors: Ali Saidi
29  */
30 
35 #include "dev/sparc/t1000.hh"
36 
37 #include <deque>
38 #include <string>
39 #include <vector>
40 
41 #include "cpu/intr_control.hh"
42 #include "sim/system.hh"
43 
44 using namespace std;
45 
47  : Platform(p), system(p->system)
48 {}
49 
50 void
52 {
53  warn_once("Don't know what interrupt to post for console.\n");
54  //panic("Need implementation\n");
55 }
56 
57 void
59 {
60  warn_once("Don't know what interrupt to clear for console.\n");
61  //panic("Need implementation\n");
62 }
63 
64 void
66 {
67  panic("Need implementation\n");
68 }
69 
70 void
72 {
73  panic("Need implementation\n");
74 }
75 
76 Addr
77 T1000::pciToDma(Addr pciAddr) const
78 {
79  panic("Need implementation\n");
80  M5_DUMMY_RETURN
81 }
82 
83 
84 Addr
85 T1000::calcPciConfigAddr(int bus, int dev, int func)
86 {
87  panic("Need implementation\n");
88  M5_DUMMY_RETURN
89 }
90 
91 Addr
93 {
94  panic("Need implementation\n");
95  M5_DUMMY_RETURN
96 }
97 
98 Addr
100 {
101  panic("Need implementation\n");
102  M5_DUMMY_RETURN
103 }
104 
105 T1000 *
106 T1000Params::create()
107 {
108  return new T1000(this);
109 }
#define panic(...)
This implements a cprintf based panic() function.
Definition: logging.hh:167
virtual Addr calcPciConfigAddr(int bus, int dev, int func)
Calculate the configuration address given a bus/dev/func.
Definition: t1000.cc:85
ip6_addr_t addr
Definition: inet.hh:335
Overload hash function for BasicBlockRange type.
Definition: vec_reg.hh:586
virtual Addr pciToDma(Addr pciAddr) const
Definition: t1000.cc:77
virtual void postPciInt(int line)
Cause the chipset to post a cpi interrupt to the CPU.
Definition: t1000.cc:65
Definition: t1000.hh:46
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:142
#define warn_once(...)
Definition: logging.hh:216
Bitfield< 15 > system
Definition: misc.hh:999
Declaration of top level class for the T1000 platform chips.
PlatformParams Params
Definition: platform.hh:59
virtual Addr calcPciIOAddr(Addr addr)
Calculate the address for an IO location on the PCI bus.
Definition: t1000.cc:92
virtual Addr calcPciMemAddr(Addr addr)
Calculate the address for a memory location on the PCI bus.
Definition: t1000.cc:99
virtual void clearConsoleInt()
Clear a posted CPU interrupt.
Definition: t1000.cc:58
T1000(const Params *p)
Constructor for the Tsunami Class.
Definition: t1000.cc:46
virtual void postConsoleInt()
Cause the cpu to post a serial interrupt to the CPU.
Definition: t1000.cc:51
Bitfield< 0 > p
virtual void clearPciInt(int line)
Clear a posted PCI->CPU interrupt.
Definition: t1000.cc:71

Generated on Fri Feb 28 2020 16:27:01 for gem5 by doxygen 1.8.13