gem5  v22.1.0.0
timer_sp804.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2010 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __DEV_ARM_SP804_HH__
39 #define __DEV_ARM_SP804_HH__
40 
41 #include <cstdint>
42 
43 #include "base/bitunion.hh"
44 #include "base/types.hh"
45 #include "dev/arm/amba_device.hh"
46 #include "params/Sp804.hh"
47 #include "sim/eventq.hh"
48 #include "sim/serialize.hh"
49 
54 namespace gem5
55 {
56 
57 class BaseGic;
58 
59 class Sp804 : public AmbaPioDevice
60 {
61  protected:
62  class Timer : public Serializable
63  {
64 
65  public:
66  enum
67  {
68  LoadReg = 0x00,
69  CurrentReg = 0x04,
70  ControlReg = 0x08,
71  IntClear = 0x0C,
72  RawISR = 0x10,
73  MaskedISR = 0x14,
74  BGLoad = 0x18,
75  Size = 0x20
76  };
77 
78  BitUnion32(CTRL)
79  Bitfield<0> oneShot;
80  Bitfield<1> timerSize;
81  Bitfield<3,2> timerPrescale;
82  Bitfield<5> intEnable;
83  Bitfield<6> timerMode;
84  Bitfield<7> timerEnable;
85  EndBitUnion(CTRL)
86 
87  protected:
88  std::string _name;
89 
92 
95 
97  const Tick clock;
98 
100  CTRL control;
101 
104  bool rawInt;
105 
109 
111  uint32_t loadValue;
112 
114  void counterAtZero();
116 
117  public:
120  void restartCounter(uint32_t val);
121 
122  Timer(std::string __name, Sp804 *parent, ArmInterruptPin *_interrupt,
123  Tick clock);
124 
125  std::string name() const { return _name; }
126 
128  void read(PacketPtr pkt, Addr daddr);
129 
131  void write(PacketPtr pkt, Addr daddr);
132 
133  void serialize(CheckpointOut &cp) const override;
134  void unserialize(CheckpointIn &cp) override;
135  };
136 
140 
141  public:
142  using Params = Sp804Params;
143 
148  Sp804(const Params &p);
149 
155  Tick read(PacketPtr pkt) override;
156 
162  Tick write(PacketPtr pkt) override;
163 
164 
165  void serialize(CheckpointOut &cp) const override;
166  void unserialize(CheckpointIn &cp) override;
167 };
168 
169 } // namespace gem5
170 
171 #endif // __DEV_ARM_SP804_HH__
This is a base class for AMBA devices that have to respond to Device and Implementer ID calls.
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,...
AmbaPioDeviceParams Params
Definition: amba_device.hh:84
Generic representation of an Arm interrupt pin.
Definition: base_gic.hh:200
const std::string _name
Definition: named.hh:41
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:294
Basic support for object serialization.
Definition: serialize.hh:170
EndBitUnion(CTRL) protected Sp804 * parent
Pointer to parent class.
Definition: timer_sp804.hh:85
Bitfield< 1 > timerSize
Definition: timer_sp804.hh:80
Timer(std::string __name, Sp804 *parent, ArmInterruptPin *_interrupt, Tick clock)
Definition: timer_sp804.cc:61
CTRL control
Control register as specified above.
Definition: timer_sp804.hh:100
Bitfield< 7 > timerEnable
Definition: timer_sp804.hh:84
void counterAtZero()
Called when the counter reaches 0.
Definition: timer_sp804.cc:203
uint32_t loadValue
Value to load into counter when periodic mode reaches 0.
Definition: timer_sp804.hh:111
bool pendingInt
If an interrupt is currently pending.
Definition: timer_sp804.hh:108
void restartCounter(uint32_t val)
Restart the counter ticking at val.
Definition: timer_sp804.cc:182
const Tick clock
Number of ticks in a clock input.
Definition: timer_sp804.hh:97
EventFunctionWrapper zeroEvent
Definition: timer_sp804.hh:115
BitUnion32(CTRL) Bitfield< 0 > oneShot
Bitfield< 5 > intEnable
Definition: timer_sp804.hh:82
Bitfield< 6 > timerMode
Definition: timer_sp804.hh:83
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: timer_sp804.cc:230
std::string name() const
Definition: timer_sp804.hh:125
void write(PacketPtr pkt, Addr daddr)
Handle write for a single timer.
Definition: timer_sp804.cc:145
bool rawInt
If timer has caused an interrupt.
Definition: timer_sp804.hh:104
void read(PacketPtr pkt, Addr daddr)
Handle read for a single timer.
Definition: timer_sp804.cc:91
ArmInterruptPin *const interrupt
Pointer to the interrupt pin.
Definition: timer_sp804.hh:94
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: timer_sp804.cc:252
Bitfield< 3, 2 > timerPrescale
Definition: timer_sp804.hh:81
void serialize(CheckpointOut &cp) const override
Serialize an object.
Definition: timer_sp804.cc:277
Timer timer0
Timers that do the actual work.
Definition: timer_sp804.hh:138
Sp804(const Params &p)
The constructor for RealView just registers itself with the MMU.
Definition: timer_sp804.cc:54
void unserialize(CheckpointIn &cp) override
Unserialize an object.
Definition: timer_sp804.cc:284
Tick read(PacketPtr pkt) override
Handle a read to the device.
Definition: timer_sp804.cc:72
Tick write(PacketPtr pkt) override
All writes are simply ignored.
Definition: timer_sp804.cc:127
Bitfield< 54 > p
Definition: pagetable.hh:70
Bitfield< 63 > val
Definition: misc.hh:776
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
std::ostream CheckpointOut
Definition: serialize.hh:66
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
uint64_t Tick
Tick count type.
Definition: types.hh:58
EndBitUnion(PciCommandRegister) union PCIConfig
Definition: pcireg.h:65

Generated on Wed Dec 21 2022 10:22:33 for gem5 by doxygen 1.9.1