gem5  v21.2.0.0
fetch_stage.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014-2015 Advanced Micro Devices, Inc.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions are met:
7  *
8  * 1. Redistributions of source code must retain the above copyright notice,
9  * this list of conditions and the following disclaimer.
10  *
11  * 2. Redistributions in binary form must reproduce the above copyright notice,
12  * this list of conditions and the following disclaimer in the documentation
13  * and/or other materials provided with the distribution.
14  *
15  * 3. Neither the name of the copyright holder nor the names of its
16  * contributors may be used to endorse or promote products derived from this
17  * software without specific prior written permission.
18  *
19  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
23  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29  * POSSIBILITY OF SUCH DAMAGE.
30  */
31 
32 #ifndef __FETCH_STAGE_HH__
33 #define __FETCH_STAGE_HH__
34 
35 #include <string>
36 #include <vector>
37 
38 #include "base/statistics.hh"
39 #include "base/stats/group.hh"
41 
42 namespace gem5
43 {
44 
45 // Instruction fetch stage.
46 // All dispatched wavefronts for all SIMDS are analyzed for the
47 // need to fetch instructions. From the fetch eligible waves,
48 // one wave is selected from each SIMD and fetch is initiated
49 // for the selected waves.
50 
51 class ComputeUnit;
52 class Wavefront;
53 
55 {
56  public:
57  FetchStage(const ComputeUnitParams &p, ComputeUnit &cu);
58  ~FetchStage();
59  void init();
60  void exec();
61  void processFetchReturn(PacketPtr pkt);
62  void fetch(PacketPtr pkt, Wavefront *wave);
63 
64  // Stats related variables and methods
65  const std::string& name() const { return _name; }
66  FetchUnit &fetchUnit(int simdId) { return _fetchUnit.at(simdId); }
67 
68  private:
71 
72  // List of fetch units. A fetch unit is
73  // instantiated per VALU/SIMD
75  const std::string _name;
76 
77  protected:
79  {
81 
83  } stats;
84 };
85 
86 } // namespace gem5
87 
88 #endif // __FETCH_STAGE_HH__
gem5::FetchStage::numVectorALUs
int numVectorALUs
Definition: fetch_stage.hh:69
gem5::FetchStage::FetchStageStats
Definition: fetch_stage.hh:78
gem5::FetchStage::name
const std::string & name() const
Definition: fetch_stage.hh:65
gem5::FetchStage::~FetchStage
~FetchStage()
Definition: fetch_stage.cc:50
gem5::FetchStage::_name
const std::string _name
Definition: fetch_stage.hh:75
gem5::statistics::Distribution
A simple distribution stat.
Definition: statistics.hh:2084
gem5::FetchStage::processFetchReturn
void processFetchReturn(PacketPtr pkt)
Definition: fetch_stage.cc:73
gem5::FetchStage::exec
void exec()
Definition: fetch_stage.cc:65
group.hh
gem5::Wavefront
Definition: wavefront.hh:60
gem5::FetchStage::init
void init()
Definition: fetch_stage.cc:56
gem5::FetchStage::FetchStage
FetchStage(const ComputeUnitParams &p, ComputeUnit &cu)
Definition: fetch_stage.cc:40
gem5::FetchUnit
Definition: fetch_unit.hh:54
gem5::FetchStage::fetch
void fetch(PacketPtr pkt, Wavefront *wave)
Definition: fetch_stage.cc:89
std::vector
STL vector class.
Definition: stl.hh:37
fetch_unit.hh
gem5::FetchStage
Definition: fetch_stage.hh:54
gem5::FetchStage::FetchStageStats::instFetchInstReturned
statistics::Distribution instFetchInstReturned
Definition: fetch_stage.hh:82
gem5::FetchStage::stats
gem5::FetchStage::FetchStageStats stats
gem5::ComputeUnit
Definition: compute_unit.hh:201
gem5::FetchStage::computeUnit
ComputeUnit & computeUnit
Definition: fetch_stage.hh:70
gem5::FetchStage::FetchStageStats::FetchStageStats
FetchStageStats(statistics::Group *parent)
Definition: fetch_stage.cc:94
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::MipsISA::p
Bitfield< 0 > p
Definition: pra_constants.hh:326
statistics.hh
gem5::FetchStage::_fetchUnit
std::vector< FetchUnit > _fetchUnit
Definition: fetch_stage.hh:74
gem5::FetchStage::fetchUnit
FetchUnit & fetchUnit(int simdId)
Definition: fetch_stage.hh:66
gem5::statistics::Group
Statistics container.
Definition: group.hh:93
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: tlb.cc:60

Generated on Tue Dec 21 2021 11:34:30 for gem5 by doxygen 1.8.17