gem5  v21.1.0.2
rename.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2012, 2017 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2004-2006 The Regents of The University of Michigan
15  * Copyright (c) 2013 Advanced Micro Devices, Inc.
16  * All rights reserved.
17  *
18  * Redistribution and use in source and binary forms, with or without
19  * modification, are permitted provided that the following conditions are
20  * met: redistributions of source code must retain the above copyright
21  * notice, this list of conditions and the following disclaimer;
22  * redistributions in binary form must reproduce the above copyright
23  * notice, this list of conditions and the following disclaimer in the
24  * documentation and/or other materials provided with the distribution;
25  * neither the name of the copyright holders nor the names of its
26  * contributors may be used to endorse or promote products derived from
27  * this software without specific prior written permission.
28  *
29  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
32  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
33  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
34  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
35  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
36  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
37  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
39  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40  */
41 
42 #ifndef __CPU_O3_RENAME_HH__
43 #define __CPU_O3_RENAME_HH__
44 
45 #include <list>
46 #include <utility>
47 
48 #include "base/statistics.hh"
49 #include "cpu/o3/comm.hh"
50 #include "cpu/o3/commit.hh"
51 #include "cpu/o3/dyn_inst_ptr.hh"
52 #include "cpu/o3/free_list.hh"
53 #include "cpu/o3/iew.hh"
54 #include "cpu/o3/limits.hh"
55 #include "cpu/timebuf.hh"
56 #include "sim/probe/probe.hh"
57 
58 namespace gem5
59 {
60 
61 struct O3CPUParams;
62 
63 namespace o3
64 {
65 
78 class Rename
79 {
80  public:
81  // A deque is used to queue the instructions. Barrier insts must
82  // be added to the front of the queue, which is the only reason for
83  // using a deque instead of a queue. (Most other stages use a
84  // queue)
86 
87  public:
92  {
95  };
96 
99  {
107  };
108 
109  private:
112 
115 
125 
126  public:
128  Rename(CPU *_cpu, const O3CPUParams &params);
129 
131  std::string name() const;
132 
134  void regProbePoints();
135 
138 
141 
144 
146  void setIEWStage(IEW *iew_stage) { iew_ptr = iew_stage; }
147 
149  void
150  setCommitStage(Commit *commit_stage)
151  {
152  commit_ptr = commit_stage;
153  }
154 
155  private:
158 
161 
162  public:
164  void startupStage();
165 
167  void clearStates(ThreadID tid);
168 
171 
174 
176  void setFreeList(UnifiedFreeList *fl_ptr);
177 
179  void setScoreboard(Scoreboard *_scoreboard);
180 
182  void drainSanityCheck() const;
183 
185  bool isDrained() const;
186 
188  void takeOverFrom();
189 
191  void squash(const InstSeqNum &squash_seq_num, ThreadID tid);
192 
196  void tick();
197 
199  void dumpHistory();
200 
201  private:
203  void resetStage();
204 
210  void rename(bool &status_change, ThreadID tid);
211 
215  void renameInsts(ThreadID tid);
216 
220  void skidInsert(ThreadID tid);
221 
225  void sortInsts();
226 
228  bool skidsEmpty();
229 
231  void updateStatus();
232 
237  bool block(ThreadID tid);
238 
243  bool unblock(ThreadID tid);
244 
246  void doSquash(const InstSeqNum &squash_seq_num, ThreadID tid);
247 
249  void removeFromHistory(InstSeqNum inst_seq_num, ThreadID tid);
250 
252  void renameSrcRegs(const DynInstPtr &inst, ThreadID tid);
253 
255  void renameDestRegs(const DynInstPtr &inst, ThreadID tid);
256 
258  int calcFreeROBEntries(ThreadID tid);
259 
261  int calcFreeIQEntries(ThreadID tid);
262 
264  int calcFreeLQEntries(ThreadID tid);
265 
267  int calcFreeSQEntries(ThreadID tid);
268 
270  unsigned validInsts();
271 
273  void readStallSignals(ThreadID tid);
274 
276  bool checkStall(ThreadID tid);
277 
279  void readFreeEntries(ThreadID tid);
280 
283 
291  void serializeAfter(InstQueue &inst_list, ThreadID tid);
292 
298  {
299  RenameHistory(InstSeqNum _instSeqNum, const RegId& _archReg,
300  PhysRegIdPtr _newPhysReg,
301  PhysRegIdPtr _prevPhysReg)
302  : instSeqNum(_instSeqNum), archReg(_archReg),
303  newPhysReg(_newPhysReg), prevPhysReg(_prevPhysReg)
304  {
305  }
306 
316  };
317 
322 
325 
328 
331 
334 
337 
340 
343 
346 
349 
352 
355 
358 
361 
364 
367 
372 
377 
382 
387 
391  struct FreeEntries
392  {
393  unsigned iqEntries;
394  unsigned robEntries;
395  unsigned lqEntries;
396  unsigned sqEntries;
397  };
398 
403 
409 
411  struct Stalls
412  {
413  bool iew;
414  bool commit;
415  };
416 
419 
422 
427 
430 
433 
436 
438  unsigned renameWidth;
439 
443  unsigned toIEWIndex;
444 
447 
451 
455 
458 
460  unsigned skidBufferMax;
461 
466  {
468  IQ,
469  LQ,
470  SQ,
472  };
473 
477  void incrFullStat(const FullSource &source);
478 
480  {
482 
535  } stats;
536 };
537 
538 } // namespace o3
539 } // namespace gem5
540 
541 #endif // __CPU_O3_RENAME_HH__
gem5::o3::Rename::isDrained
bool isDrained() const
Has the stage drained?
Definition: rename.cc:305
gem5::statistics::Scalar
This is a simple scalar statistic, like a counter.
Definition: statistics.hh:1927
gem5::o3::Rename::decodeToRenameDelay
int decodeToRenameDelay
Delay between decode and rename, in ticks.
Definition: rename.hh:432
gem5::o3::Rename::freeEntries
FreeEntries freeEntries[MaxThreads]
Per-thread tracking of the number of free entries of back-end structures.
Definition: rename.hh:402
gem5::o3::Rename::storesInProgress
int storesInProgress[MaxThreads]
Count of Store instructions in progress that have been sent off to the IQ and ROB,...
Definition: rename.hh:381
gem5::o3::Rename::tick
void tick()
Ticks rename, which processes all input signals and attempts to rename as many instructions as possib...
Definition: rename.cc:389
gem5::o3::Rename::RenameHistory::newPhysReg
PhysRegIdPtr newPhysReg
The new physical register that the arch.
Definition: rename.hh:312
gem5::o3::Rename::serializeOnNextInst
bool serializeOnNextInst[MaxThreads]
Records if rename needs to serialize on the next instruction for any thread.
Definition: rename.hh:426
gem5::o3::Rename::drainSanityCheck
void drainSanityCheck() const
Perform sanity checks after a drain.
Definition: rename.cc:325
gem5::o3::Rename::squash
void squash(const InstSeqNum &squash_seq_num, ThreadID tid)
Squashes all instructions in a thread.
Definition: rename.cc:336
gem5::o3::Rename::iew_ptr
IEW * iew_ptr
Pointer to IEW stage.
Definition: rename.hh:157
commit.hh
gem5::o3::Rename::FreeEntries::sqEntries
unsigned sqEntries
Definition: rename.hh:396
gem5::o3::Rename::dumpHistory
void dumpHistory()
Debugging function used to dump history buffer of renamings.
Definition: rename.cc:1405
gem5::o3::Rename::setRenameQueue
void setRenameQueue(TimeBuffer< RenameStruct > *rq_ptr)
Sets pointer to time buffer used to communicate to the next stage.
Definition: rename.cc:203
gem5::o3::Rename::calcFreeROBEntries
int calcFreeROBEntries(ThreadID tid)
Calculates the number of free ROB entries for a specific thread.
Definition: rename.cc:1132
gem5::o3::Rename::validInsts
unsigned validInsts()
Returns the number of valid instructions coming from decode.
Definition: rename.cc:1179
gem5::o3::Rename::RenameStats::blockCycles
statistics::Scalar blockCycles
Stat for total number of cycles spent blocking.
Definition: rename.hh:488
gem5::o3::Rename::setRenameMap
void setRenameMap(UnifiedRenameMap rm_ptr[MaxThreads])
Sets pointer to rename maps (per-thread structures).
Definition: rename.cc:286
gem5::o3::Rename::RenameStats::runCycles
statistics::Scalar runCycles
Stat for total number of cycles spent running normally.
Definition: rename.hh:493
gem5::o3::Rename::wroteToTimeBuffer
bool wroteToTimeBuffer
Variable that tracks if decode has written to the time buffer this cycle.
Definition: rename.hh:386
gem5::o3::Rename::_status
RenameStatus _status
Rename status.
Definition: rename.hh:111
gem5::o3::Rename::Squashing
@ Squashing
Definition: rename.hh:103
gem5::o3::Rename::resumeSerialize
bool resumeSerialize
Whether or not rename needs to resume a serialize instruction after squashing.
Definition: rename.hh:450
gem5::o3::Rename::instsInProgress
int instsInProgress[MaxThreads]
Count of instructions in progress that have been sent off to the IQ and ROB, but are not yet included...
Definition: rename.hh:371
gem5::o3::Rename::skidInsert
void skidInsert(ThreadID tid)
Inserts unused instructions from a given thread into the skid buffer, to be renamed once rename unblo...
Definition: rename.cc:762
gem5::o3::Rename::commitToRenameDelay
unsigned commitToRenameDelay
Delay between commit and rename, in ticks.
Definition: rename.hh:435
gem5::o3::Rename::removeFromHistory
void removeFromHistory(InstSeqNum inst_seq_num, ThreadID tid)
Removes a committed instruction's rename history.
Definition: rename.cc:964
gem5::o3::Rename::RenameStats::RenameStats
RenameStats(statistics::Group *parent)
Definition: rename.cc:97
gem5::o3::Rename::freeList
UnifiedFreeList * freeList
Free list interface.
Definition: rename.hh:360
gem5::o3::Rename::renameQueue
TimeBuffer< RenameStruct > * renameQueue
Rename instruction queue.
Definition: rename.hh:339
gem5::o3::Rename::setScoreboard
void setScoreboard(Scoreboard *_scoreboard)
Sets pointer to the scoreboard.
Definition: rename.cc:299
gem5::o3::Rename::RenameStats::renamedInsts
statistics::Scalar renamedInsts
Stat for total number of renamed instructions.
Definition: rename.hh:497
gem5::o3::Rename::RenameStats::vecPredLookups
statistics::Scalar vecPredLookups
Definition: rename.hh:523
gem5::o3::Rename::historyBuffer
std::list< RenameHistory > historyBuffer[MaxThreads]
A per-thread list of all destination register renames, used to either undo rename mappings or free ol...
Definition: rename.hh:321
gem5::o3::Rename::block
bool block(ThreadID tid)
Switches rename to blocking, and signals back that rename has become blocked.
Definition: rename.cc:863
gem5::o3::Rename::FreeEntries::iqEntries
unsigned iqEntries
Definition: rename.hh:393
gem5::o3::Rename::unblock
bool unblock(ThreadID tid)
Switches rename to unblocking if the skid buffer is empty, and signals back that rename has unblocked...
Definition: rename.cc:896
gem5::o3::Rename::timeBuffer
TimeBuffer< TimeStruct > * timeBuffer
Pointer to main time buffer used for backwards communication.
Definition: rename.hh:327
gem5::o3::Rename::renameDestRegs
void renameDestRegs(const DynInstPtr &inst, ThreadID tid)
Renames the destination registers of an instruction.
Definition: rename.cc:1079
gem5::o3::Rename::ThreadStatus
ThreadStatus
Individual thread status.
Definition: rename.hh:98
gem5::o3::Rename::ppSquashInRename
ProbePointArg< SeqNumRegPair > * ppSquashInRename
To probe when an instruction is squashed and the register mapping for it needs to be undone.
Definition: rename.hh:124
gem5::o3::UnifiedFreeList
FreeList class that simply holds the list of free integer and floating point registers.
Definition: free_list.hh:122
gem5::o3::Rename::RenameStats::fpLookups
statistics::Scalar fpLookups
Definition: rename.hh:521
gem5::o3::Scoreboard
Implements a simple scoreboard to track which registers are ready.
Definition: scoreboard.hh:53
gem5::o3::Rename::numThreads
ThreadID numThreads
The number of threads active in rename.
Definition: rename.hh:457
gem5::o3::Rename::skidsEmpty
bool skidsEmpty()
Returns if all of the skid buffers are empty.
Definition: rename.cc:809
gem5::o3::Rename::RenameStats::SQFullEvents
statistics::Scalar SQFullEvents
Stat for total number of times that the SQ starts a stall in rename.
Definition: rename.hh:512
gem5::o3::Rename::sortInsts
void sortInsts()
Separates instructions from decode into individual lists of instructions sorted by thread.
Definition: rename.cc:794
iew.hh
gem5::o3::Rename::skidBufferMax
unsigned skidBufferMax
The maximum skid buffer size.
Definition: rename.hh:460
gem5::o3::Rename::RenameStats::undoneMaps
statistics::Scalar undoneMaps
Stat for total number of mappings that were undone due to a squash.
Definition: rename.hh:528
gem5::o3::Rename::RenameHistory::RenameHistory
RenameHistory(InstSeqNum _instSeqNum, const RegId &_archReg, PhysRegIdPtr _newPhysReg, PhysRegIdPtr _prevPhysReg)
Definition: rename.hh:299
gem5::o3::Rename::Stalls::iew
bool iew
Definition: rename.hh:413
gem5::o3::Rename::RenameStats::serializeStallCycles
statistics::Scalar serializeStallCycles
Stat for total number of cycles spent stalling for a serializing inst.
Definition: rename.hh:491
gem5::o3::Rename::RenameStats::skidInsts
statistics::Scalar skidInsts
Number of instructions inserted into skid buffers.
Definition: rename.hh:534
gem5::o3::Rename::RenameStats::unblockCycles
statistics::Scalar unblockCycles
Stat for total number of cycles spent unblocking.
Definition: rename.hh:495
gem5::RefCountingPtr< DynInst >
gem5::TimeBuffer
Definition: timebuf.hh:40
gem5::o3::Rename::Blocked
@ Blocked
Definition: rename.hh:104
gem5::o3::Rename::Stalls::commit
bool commit
Definition: rename.hh:414
gem5::o3::Rename::Unblocking
@ Unblocking
Definition: rename.hh:105
gem5::o3::Rename::calcFreeLQEntries
int calcFreeLQEntries(ThreadID tid)
Calculates the number of free LQ entries for a specific thread.
Definition: rename.cc:1154
gem5::o3::Rename::Inactive
@ Inactive
Definition: rename.hh:94
gem5::o3::Rename::RenameStats::serializing
statistics::Scalar serializing
Number of serialize instructions handled.
Definition: rename.hh:530
gem5::o3::Rename::decodeQueue
TimeBuffer< DecodeStruct > * decodeQueue
Decode instruction queue interface.
Definition: rename.hh:345
gem5::o3::Rename::rename
void rename(bool &status_change, ThreadID tid)
Determines what to do based on rename's current status.
Definition: rename.cc:452
timebuf.hh
gem5::o3::Rename::NONE
@ NONE
Definition: rename.hh:471
gem5::o3::Rename::Running
@ Running
Definition: rename.hh:100
comm.hh
gem5::o3::Rename::Active
@ Active
Definition: rename.hh:93
gem5::o3::Rename::clearStates
void clearStates(ThreadID tid)
Clear all thread-specific states.
Definition: rename.cc:227
gem5::o3::Rename::renameSrcRegs
void renameSrcRegs(const DynInstPtr &inst, ThreadID tid)
Renames the source registers of an instruction.
Definition: rename.cc:1013
gem5::o3::Rename::ROB
@ ROB
Definition: rename.hh:467
gem5::o3::Rename::renameWidth
unsigned renameWidth
Rename width, in instructions.
Definition: rename.hh:438
gem5::o3::Rename::scoreboard
Scoreboard * scoreboard
Pointer to the scoreboard.
Definition: rename.hh:366
gem5::o3::Rename::LQ
@ LQ
Definition: rename.hh:469
gem5::o3::CPU
O3CPU class, has each of the stages (fetch through commit) within it, as well as all of the time buff...
Definition: cpu.hh:95
gem5::o3::Commit
Commit handles single threaded and SMT commit.
Definition: commit.hh:91
gem5::o3::Rename::stalls
Stalls stalls[MaxThreads]
Tracks which stages are telling decode to stall.
Definition: rename.hh:418
gem5::o3::Rename::RenameHistory::instSeqNum
InstSeqNum instSeqNum
The sequence number of the instruction that renamed.
Definition: rename.hh:308
gem5::o3::Rename::IQ
@ IQ
Definition: rename.hh:468
gem5::o3::Rename::name
std::string name() const
Returns the name of rename.
Definition: rename.cc:92
gem5::o3::Rename::updateStatus
void updateStatus()
Updates overall rename status based on all of the threads' statuses.
Definition: rename.cc:825
gem5::o3::Rename::Idle
@ Idle
Definition: rename.hh:101
gem5::o3::Rename::RenameStats::idleCycles
statistics::Scalar idleCycles
Stat for total number of cycles spent idle.
Definition: rename.hh:486
gem5::o3::Rename::fromDecode
TimeBuffer< DecodeStruct >::wire fromDecode
Wire to get decode's output from decode queue.
Definition: rename.hh:348
statistics.hh
gem5::o3::Rename::ppRename
ProbePointArg< DynInstPtr > * ppRename
To probe when register renaming for an instruction is complete.
Definition: rename.hh:119
gem5::o3::Rename::RenameStats::tempSerializing
statistics::Scalar tempSerializing
Number of instructions marked as temporarily serializing.
Definition: rename.hh:532
gem5::o3::IEW
IEW handles both single threaded and SMT IEW (issue/execute/writeback).
Definition: iew.hh:87
gem5::o3::Rename::doSquash
void doSquash(const InstSeqNum &squash_seq_num, ThreadID tid)
Executes actual squash, removing squashed instructions.
Definition: rename.cc:916
gem5::o3::Rename::checkStall
bool checkStall(ThreadID tid)
Checks if any stages are telling rename to block.
Definition: rename.cc:1205
gem5::o3::Rename::resetStage
void resetStage()
Reset this pipeline stage.
Definition: rename.cc:248
gem5::o3::Rename::RenameHistory
Holds the information for each destination register rename.
Definition: rename.hh:297
gem5::o3::Rename::insts
InstQueue insts[MaxThreads]
Queue of all instructions coming from decode this cycle.
Definition: rename.hh:351
gem5::o3::Rename::calcFreeIQEntries
int calcFreeIQEntries(ThreadID tid)
Calculates the number of free IQ entries for a specific thread.
Definition: rename.cc:1143
gem5::o3::Rename::SQ
@ SQ
Definition: rename.hh:470
gem5::o3::Rename::loadsInProgress
int loadsInProgress[MaxThreads]
Count of Load instructions in progress that have been sent off to the IQ and ROB, but are not yet inc...
Definition: rename.hh:376
gem5::o3::Rename::RenameHistory::archReg
RegId archReg
The architectural register index that was renamed.
Definition: rename.hh:310
gem5::o3::Rename::RenameStats::lookups
statistics::Scalar lookups
Stat for total number of source register rename lookups.
Definition: rename.hh:519
std::pair
STL pair class.
Definition: stl.hh:58
gem5::o3::Rename::cpu
CPU * cpu
Pointer to CPU.
Definition: rename.hh:324
gem5::o3::Rename::toIEWIndex
unsigned toIEWIndex
The index of the instruction in the time buffer to IEW that rename is currently using.
Definition: rename.hh:443
dyn_inst_ptr.hh
gem5::o3::Rename::renameMap
UnifiedRenameMap * renameMap[MaxThreads]
Rename map interface.
Definition: rename.hh:357
gem5::o3::Rename::RenameStats::fullRegistersEvents
statistics::Scalar fullRegistersEvents
Stat for total number of times that rename runs out of free registers to use to rename.
Definition: rename.hh:515
gem5::o3::Rename::RenameStats::renamedOperands
statistics::Scalar renamedOperands
Stat for total number of renamed destination registers.
Definition: rename.hh:517
gem5::o3::Rename::RenameHistory::prevPhysReg
PhysRegIdPtr prevPhysReg
The old physical register that the arch.
Definition: rename.hh:315
gem5::o3::Rename::Stalls
Source of possible stalls.
Definition: rename.hh:411
gem5::o3::Rename::RenameStats::IQFullEvents
statistics::Scalar IQFullEvents
Stat for total number of times that the IQ starts a stall in rename.
Definition: rename.hh:506
gem5::o3::Rename::RenameStats
Definition: rename.hh:479
gem5::o3::Rename::setTimeBuffer
void setTimeBuffer(TimeBuffer< TimeStruct > *tb_ptr)
Sets the main backwards communication time buffer pointer.
Definition: rename.cc:188
gem5::ProbePointArg
ProbePointArg generates a point for the class of Arg.
Definition: thermal_domain.hh:54
gem5::o3::Rename::serializeAfter
void serializeAfter(InstQueue &inst_list, ThreadID tid)
Either serializes on the next instruction available in the InstQueue, or records that it must seriali...
Definition: rename.cc:1370
gem5::o3::Rename::FreeEntries::robEntries
unsigned robEntries
Definition: rename.hh:394
gem5::o3::MaxThreads
static constexpr int MaxThreads
Definition: limits.hh:38
gem5::o3::Rename::Rename
Rename(CPU *_cpu, const O3CPUParams &params)
Rename constructor.
Definition: rename.cc:61
gem5::o3::Rename
Rename handles both single threaded and SMT rename.
Definition: rename.hh:78
gem5::o3::Rename::iewToRenameDelay
int iewToRenameDelay
Delay between iew and rename, in ticks.
Definition: rename.hh:429
gem5::o3::Rename::stats
gem5::o3::Rename::RenameStats stats
gem5::o3::Rename::RenameStats::ROBFullEvents
statistics::Scalar ROBFullEvents
Stat for total number of times that the ROB starts a stall in rename.
Definition: rename.hh:503
gem5::o3::Rename::incrFullStat
void incrFullStat(const FullSource &source)
Function used to increment the stat that corresponds to the source of the stall.
Definition: rename.cc:1383
gem5::o3::Rename::calcFreeSQEntries
int calcFreeSQEntries(ThreadID tid)
Calculates the number of free SQ entries for a specific thread.
Definition: rename.cc:1167
gem5::o3::Rename::RenameStats::vecLookups
statistics::Scalar vecLookups
Definition: rename.hh:522
gem5::o3::Rename::setDecodeQueue
void setDecodeQueue(TimeBuffer< DecodeStruct > *dq_ptr)
Sets pointer to time buffer coming from decode.
Definition: rename.cc:212
gem5::o3::Rename::fromCommit
TimeBuffer< TimeStruct >::wire fromCommit
Wire to get commit's output from backwards time buffer.
Definition: rename.hh:333
std::deque< DynInstPtr >
gem5::o3::Rename::emptyROB
bool emptyROB[MaxThreads]
Records if the ROB is empty.
Definition: rename.hh:408
gem5::o3::Rename::setCommitStage
void setCommitStage(Commit *commit_stage)
Sets pointer to commit stage.
Definition: rename.hh:150
gem5::o3::Rename::StartSquash
@ StartSquash
Definition: rename.hh:102
gem5::o3::Rename::SerializeStall
@ SerializeStall
Definition: rename.hh:106
gem5::o3::Rename::checkSignalsAndUpdate
bool checkSignalsAndUpdate(ThreadID tid)
Checks the signals and updates the status.
Definition: rename.cc:1271
free_list.hh
gem5::o3::Rename::FreeEntries
Structures whose free entries impact the amount of instructions that can be renamed.
Definition: rename.hh:391
gem5::statistics::Group
Statistics container.
Definition: group.hh:93
gem5::InstSeqNum
uint64_t InstSeqNum
Definition: inst_seq.hh:40
gem5::PhysRegId
Physical register ID.
Definition: reg_class.hh:198
gem5::o3::Rename::startupStage
void startupStage()
Initializes variables for the stage.
Definition: rename.cc:221
gem5::o3::Rename::InstQueue
std::deque< DynInstPtr > InstQueue
Definition: rename.hh:85
gem5::o3::Rename::setFreeList
void setFreeList(UnifiedFreeList *fl_ptr)
Sets pointer to the free list.
Definition: rename.cc:293
gem5::o3::Rename::RenameStats::committedMaps
statistics::Scalar committedMaps
Stat for total number of committed renaming mappings.
Definition: rename.hh:525
gem5::o3::Rename::setIEWStage
void setIEWStage(IEW *iew_stage)
Sets pointer to IEW stage.
Definition: rename.hh:146
gem5::o3::Rename::blockThisCycle
bool blockThisCycle
Whether or not rename needs to block this cycle.
Definition: rename.hh:446
gem5::o3::Rename::FullSource
FullSource
Enum to record the source of a structure full stall.
Definition: rename.hh:465
gem5::o3::Rename::fromIEW
TimeBuffer< TimeStruct >::wire fromIEW
Wire to get IEW's output from backwards time buffer.
Definition: rename.hh:330
gem5::o3::Rename::readStallSignals
void readStallSignals(ThreadID tid)
Reads signals telling rename to block/unblock.
Definition: rename.cc:1192
gem5::o3::Rename::regProbePoints
void regProbePoints()
Registers probes.
Definition: rename.cc:179
gem5::o3::Rename::serializeInst
DynInstPtr serializeInst[MaxThreads]
The serialize instruction that rename has stalled on.
Definition: rename.hh:421
std::list< ThreadID >
gem5::o3::Rename::renameInsts
void renameInsts(ThreadID tid)
Renames instructions for the given thread.
Definition: rename.cc:507
gem5::o3::Rename::RenameStats::squashedInsts
statistics::Scalar squashedInsts
Stat for total number of squashed instructions that rename discards.
Definition: rename.hh:500
gem5::o3::Rename::RenameStats::squashCycles
statistics::Scalar squashCycles
Stat for total number of cycles spent squashing.
Definition: rename.hh:484
probe.hh
gem5::o3::Rename::toDecode
TimeBuffer< TimeStruct >::wire toDecode
Wire to write infromation heading to previous stages.
Definition: rename.hh:336
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::o3::Rename::RenameStatus
RenameStatus
Overall rename status.
Definition: rename.hh:91
limits.hh
gem5::o3::Rename::takeOverFrom
void takeOverFrom()
Takes over from another CPU's thread.
Definition: rename.cc:319
gem5::o3::Rename::activeThreads
std::list< ThreadID > * activeThreads
Pointer to the list of active threads.
Definition: rename.hh:363
gem5::o3::Rename::RenameStats::LQFullEvents
statistics::Scalar LQFullEvents
Stat for total number of times that the LQ starts a stall in rename.
Definition: rename.hh:509
gem5::o3::Rename::FreeEntries::lqEntries
unsigned lqEntries
Definition: rename.hh:395
gem5::o3::Rename::RenameStats::intLookups
statistics::Scalar intLookups
Definition: rename.hh:520
gem5::o3::Rename::toIEW
TimeBuffer< RenameStruct >::wire toIEW
Wire to write any information heading to IEW.
Definition: rename.hh:342
gem5::o3::Rename::renameStatus
ThreadStatus renameStatus[MaxThreads]
Per-thread status.
Definition: rename.hh:114
gem5::o3::Rename::resumeUnblocking
bool resumeUnblocking
Whether or not rename needs to resume clearing out the skidbuffer after squashing.
Definition: rename.hh:454
gem5::o3::Rename::readFreeEntries
void readFreeEntries(ThreadID tid)
Gets the number of free entries for a specific thread.
Definition: rename.cc:1236
gem5::o3::Rename::SeqNumRegPair
std::pair< InstSeqNum, PhysRegIdPtr > SeqNumRegPair
Probe points.
Definition: rename.hh:117
gem5::ThreadID
int16_t ThreadID
Thread index/ID type.
Definition: types.hh:242
gem5::o3::Rename::commit_ptr
Commit * commit_ptr
Pointer to commit stage.
Definition: rename.hh:160
gem5::TimeBuffer::wire
Definition: timebuf.hh:59
gem5::RegId
Register ID: describe an architectural register with its class and index.
Definition: reg_class.hh:88
gem5::o3::Rename::skidBuffer
InstQueue skidBuffer[MaxThreads]
Skid buffer between rename and decode.
Definition: rename.hh:354
gem5::o3::Rename::setActiveThreads
void setActiveThreads(std::list< ThreadID > *at_ptr)
Sets pointer to list of active threads.
Definition: rename.cc:279
gem5::o3::UnifiedRenameMap
Unified register rename map for all classes of registers.
Definition: rename_map.hh:174

Generated on Tue Sep 21 2021 12:25:05 for gem5 by doxygen 1.8.17