gem5  v21.1.0.2
stage2_lookup.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2010-2013 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #ifndef __ARCH_ARM_STAGE2_LOOKUP_HH__
39 #define __ARCH_ARM_STAGE2_LOOKUP_HH__
40 
41 #include <list>
42 
43 #include "arch/arm/system.hh"
44 #include "arch/arm/table_walker.hh"
45 #include "arch/arm/tlb.hh"
46 #include "arch/generic/mmu.hh"
47 #include "mem/request.hh"
48 
49 namespace gem5
50 {
51 
52 class ThreadContext;
53 
54 namespace ArmISA {
55 class Translation;
56 class TLB;
57 
58 
60 {
61  private:
68  bool timing;
69  bool functional;
74  bool complete;
75  bool selfDelete;
76  bool secure;
77 
78  public:
79  Stage2LookUp(TLB *s1Tlb, TLB *s2Tlb, TlbEntry s1Te, const RequestPtr &_req,
80  BaseMMU::Translation *_transState, BaseMMU::Mode _mode, bool _timing,
81  bool _functional, bool _secure, TLB::ArmTranslationType _tranType) :
82  stage1Tlb(s1Tlb), stage2Tlb(s2Tlb), stage1Te(s1Te), s1Req(_req),
83  transState(_transState), mode(_mode), timing(_timing),
84  functional(_functional), tranType(_tranType), stage2Te(nullptr),
85  fault(NoFault), complete(false), selfDelete(false), secure(_secure)
86  {
87  req = std::make_shared<Request>();
88  req->setVirt(s1Te.pAddr(s1Req->getVaddr()), s1Req->getSize(),
89  s1Req->getFlags(), s1Req->requestorId(), 0);
90  }
91 
92  Fault getTe(ThreadContext *tc, TlbEntry *destTe);
93 
94  void mergeTe(const RequestPtr &req, BaseMMU::Mode mode);
95 
96  void setSelfDelete() { selfDelete = true; }
97 
98  bool isComplete() const { return complete; }
99 
100  void markDelayed() {}
101 
102  void finish(const Fault &fault, const RequestPtr &req, ThreadContext *tc,
104 };
105 
106 } // namespace ArmISA
107 } // namespace gem5
108 
109 #endif //__ARCH_ARM_STAGE2_LOOKUP_HH__
gem5::ArmISA::Stage2LookUp::selfDelete
bool selfDelete
Definition: stage2_lookup.hh:75
gem5::NoFault
constexpr decltype(nullptr) NoFault
Definition: types.hh:260
gem5::ArmISA::Stage2LookUp::stage2Tlb
TLB * stage2Tlb
Definition: stage2_lookup.hh:63
gem5::BaseMMU::Mode
Mode
Definition: mmu.hh:53
gem5::ArmISA::Stage2LookUp::stage1Te
TlbEntry stage1Te
Definition: stage2_lookup.hh:64
gem5::ArmISA::Stage2LookUp::mergeTe
void mergeTe(const RequestPtr &req, BaseMMU::Mode mode)
Definition: stage2_lookup.cc:82
gem5::ArmISA::Stage2LookUp::stage1Tlb
TLB * stage1Tlb
Definition: stage2_lookup.hh:62
gem5::ArmISA::TLB
Definition: tlb.hh:109
gem5::ArmISA::Stage2LookUp::stage2Te
TlbEntry * stage2Te
Definition: stage2_lookup.hh:71
gem5::ArmISA::Stage2LookUp::complete
bool complete
Definition: stage2_lookup.hh:74
tlb.hh
system.hh
table_walker.hh
request.hh
gem5::ArmISA::TlbEntry
Definition: pagetable.hh:86
gem5::ArmISA::Stage2LookUp::req
RequestPtr req
Definition: stage2_lookup.hh:72
gem5::ThreadContext
ThreadContext is the external interface to all thread state for anything outside of the CPU.
Definition: thread_context.hh:93
gem5::Fault
std::shared_ptr< FaultBase > Fault
Definition: types.hh:255
gem5::ArmISA::Stage2LookUp::secure
bool secure
Definition: stage2_lookup.hh:76
gem5::RequestPtr
std::shared_ptr< Request > RequestPtr
Definition: request.hh:92
mmu.hh
gem5::ArmISA::Stage2LookUp::Stage2LookUp
Stage2LookUp(TLB *s1Tlb, TLB *s2Tlb, TlbEntry s1Te, const RequestPtr &_req, BaseMMU::Translation *_transState, BaseMMU::Mode _mode, bool _timing, bool _functional, bool _secure, TLB::ArmTranslationType _tranType)
Definition: stage2_lookup.hh:79
gem5::ArmISA::Stage2LookUp
Definition: stage2_lookup.hh:59
gem5::ArmISA::Stage2LookUp::markDelayed
void markDelayed()
Signal that the translation has been delayed due to a hw page table walk.
Definition: stage2_lookup.hh:100
gem5::ArmISA::Stage2LookUp::transState
BaseMMU::Translation * transState
Definition: stage2_lookup.hh:66
gem5::ArmISA::Stage2LookUp::tranType
TLB::ArmTranslationType tranType
Definition: stage2_lookup.hh:70
gem5::BaseMMU::Translation
Definition: mmu.hh:55
gem5::ArmISA::Stage2LookUp::getTe
Fault getTe(ThreadContext *tc, TlbEntry *destTe)
Definition: stage2_lookup.cc:57
gem5::ArmISA::Stage2LookUp::finish
void finish(const Fault &fault, const RequestPtr &req, ThreadContext *tc, BaseMMU::Mode mode)
Definition: stage2_lookup.cc:179
gem5::ArmISA::Stage2LookUp::isComplete
bool isComplete() const
Definition: stage2_lookup.hh:98
gem5::ArmISA::Stage2LookUp::fault
Fault fault
Definition: stage2_lookup.hh:73
gem5::ArmISA::Stage2LookUp::timing
bool timing
Definition: stage2_lookup.hh:68
gem5::ArmISA::TLB::ArmTranslationType
ArmTranslationType
Definition: tlb.hh:128
gem5::ArmISA::Stage2LookUp::s1Req
RequestPtr s1Req
Definition: stage2_lookup.hh:65
gem5::ArmISA::Stage2LookUp::setSelfDelete
void setSelfDelete()
Definition: stage2_lookup.hh:96
gem5::ArmISA::Stage2LookUp::functional
bool functional
Definition: stage2_lookup.hh:69
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::ArmISA::TlbEntry::pAddr
Addr pAddr(Addr va) const
Definition: pagetable.hh:243
gem5::ArmISA::Stage2LookUp::mode
BaseMMU::Mode mode
Definition: stage2_lookup.hh:67

Generated on Tue Sep 21 2021 12:24:46 for gem5 by doxygen 1.8.17