gem5  v22.1.0.0
decoder.hh
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2013-2014, 2021 Arm Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Copyright (c) 2012 Google
15  * All rights reserved.
16  *
17  * Redistribution and use in source and binary forms, with or without
18  * modification, are permitted provided that the following conditions are
19  * met: redistributions of source code must retain the above copyright
20  * notice, this list of conditions and the following disclaimer;
21  * redistributions in binary form must reproduce the above copyright
22  * notice, this list of conditions and the following disclaimer in the
23  * documentation and/or other materials provided with the distribution;
24  * neither the name of the copyright holders nor the names of its
25  * contributors may be used to endorse or promote products derived from
26  * this software without specific prior written permission.
27  *
28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
32  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
34  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
35  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
36  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
37  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39  */
40 
41 #ifndef __ARCH_ARM_DECODER_HH__
42 #define __ARCH_ARM_DECODER_HH__
43 
44 #include <cassert>
45 
46 #include "arch/arm/regs/misc.hh"
47 #include "arch/arm/types.hh"
49 #include "arch/generic/decoder.hh"
50 #include "base/types.hh"
51 #include "cpu/static_inst.hh"
52 #include "debug/Decode.hh"
53 #include "enums/DecoderFlavor.hh"
54 #include "params/ArmDecoder.hh"
55 
56 namespace gem5
57 {
58 
59 class BaseISA;
60 
61 namespace ArmISA
62 {
63 
64 class Decoder : public InstDecoder
65 {
66  public: // Public decoder parameters
68  const bool dvmEnabled;
69 
70  protected:
71  //The extended machine instruction being generated
73  uint32_t data;
74  bool bigThumb;
75  int offset;
76  bool foundIt;
77  ITSTATE itBits;
78 
79  int fpscrLen;
81 
86  int sveLen;
87 
88  enums::DecoderFlavor decoderFlavor;
89 
93 
98  void process();
99 
104  void consumeBytes(int numBytes);
105 
119 
131  {
132  StaticInstPtr si = defaultCache.decode(this, mach_inst, addr);
133  DPRINTF(Decode, "Decode: Decoded %s instruction: %#x\n",
134  si->getName(), mach_inst);
135  return si;
136  }
137 
138  public: // Decoder API
139  Decoder(const ArmDecoderParams &params);
140 
142  void reset() override;
143 
144  void moreBytes(const PCStateBase &pc, Addr fetchPC) override;
145 
146  StaticInstPtr decode(PCStateBase &pc) override;
147 
148  public: // ARM-specific decoder state manipulation
149  void
150  setContext(FPSCR fpscr)
151  {
152  fpscrLen = fpscr.len;
153  fpscrStride = fpscr.stride;
154  }
155 
156  void
157  setSveLen(uint8_t len)
158  {
159  sveLen = len;
160  }
161 };
162 
163 } // namespace ArmISA
164 } // namespace gem5
165 
166 #endif // __ARCH_ARM_DECODER_HH__
#define DPRINTF(x,...)
Definition: trace.hh:186
Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,...
static GenericISA::BasicDecodeCache< Decoder, ExtMachInst > defaultCache
A cache of decoded instruction objects.
Definition: decoder.hh:91
void consumeBytes(int numBytes)
Consume bytes by moving the offset into the data word and sanity check the results.
Definition: decoder.cc:156
enums::DecoderFlavor decoderFlavor
Definition: decoder.hh:88
StaticInstPtr decodeInst(ExtMachInst mach_inst)
Decode a machine instruction without calling the cache.
void reset() override
Reset the decoders internal state.
Definition: decoder.cc:79
void setSveLen(uint8_t len)
Definition: decoder.hh:157
Decoder(const ArmDecoderParams &params)
Definition: decoder.cc:58
StaticInstPtr decode(ExtMachInst mach_inst, Addr addr)
Decode a pre-decoded machine instruction.
Definition: decoder.hh:130
int sveLen
SVE vector length, encoded in the same format as the ZCR_EL<x>.LEN bitfields.
Definition: decoder.hh:86
ExtMachInst emi
Definition: decoder.hh:72
void process()
Pre-decode an instruction from the current state of the decoder.
Definition: decoder.cc:89
void moreBytes(const PCStateBase &pc, Addr fetchPC) override
Feed data to the decoder.
Definition: decoder.cc:165
const bool dvmEnabled
True if the decoder should emit DVM Ops (treated as Loads)
Definition: decoder.hh:68
void setContext(FPSCR fpscr)
Definition: decoder.hh:150
const Params & params() const
Definition: sim_object.hh:176
Bitfield< 6 > si
Definition: misc_types.hh:831
Bitfield< 18, 16 > len
Definition: misc_types.hh:451
Bitfield< 4 > pc
Bitfield< 3 > addr
Definition: types.hh:84
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147

Generated on Wed Dec 21 2022 10:22:24 for gem5 by doxygen 1.9.1